Advertisement

Grundzüge der Prozessor-Architekturen

  • Wolfgang K. Giloi
Part of the Springer-Lehrbuch book series (SLB)

Zusammenfassung

Bild 3.1 zeigt eine typische Darstellung des Prozessors eines Minicomputers der „zweiten Generation“ (um 1970).

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Literatur zu Kapitel 3

  1. [AaC 87]
    Agerwala T., Cocke J.: High-performance Reduced Instruction Set Processors, IBM Tech. Report (March 1987)Google Scholar
  2. [ALB 80]
    Albrich P.: Vertikale Verlagerung: Kriterien, Voraussetzungen, Entwurf, in Giloi W.K.(ed.): Firmware Engineering, Informatik-Fachberichte 31, Springer-Verlag 1980Google Scholar
  3. [BaN 89]
    Breternitz E.C.E., Nicolau A.: Tradeoffs Between Pipelining and Multiple Functional Units in Fine Grain Parallelism Exploitation, Proc. Super computing’ 89, Internat. Supercomputing Inst.Inc, St Petersburg, FL 1989Google Scholar
  4. [BOR 86]
    Borill P.L.: 32-bit buses—An objective comparison, Proc. Buscon 1986 West, 138–145Google Scholar
  5. [BRU 92]
    Bruening U.: High Performance Processor Architecture, Internal Tech. Report, GMD-TUB FIRST 1992Google Scholar
  6. [ENS 74]
    Enslow P.H. (ed.): Multiprocessors and Parallel Processing, J. Wiley&Sons, New York 1974zbMATHGoogle Scholar
  7. [JOY 86]
    Joy B.: Computer Workstation Architecture: 1982–1992, HJ. Kugler (ed.): Information Processing 86, Elsevier Science Publ. (North-Holland) 1986, 1163–1168Google Scholar
  8. [LEW 90]
    Lewis P.H.: Chips for the Year 2000, New York Times, June 19 1990Google Scholar
  9. [MaH 86]
    McFarling S., Hennessy J: Reducing the Cost of Branches, Proc. 13th Internat. Sympos. on Computer Architecture (1986), IEEE-CS order no. 719, 396–403Google Scholar
  10. [PaS 81]
    Patterson D.A., Sequin C.H.: Lookup-free Instruction Fetch/prefetch Cache Organization, Proc. 8th Internat. Sympos. on Computer Architecture 1981, 443–458Google Scholar
  11. [PAT 85]
    Patterson D.A.: Reduced Instruction Set Computers, Comm. ACM 28,1 (Jan. 1985), 8–21CrossRefGoogle Scholar
  12. [RaL 77]
    Ramamoorthy C.V., Li H.F.: Pipeline Architectures, Computing Surveys 9,1 (March 1977), 61–102zbMATHCrossRefGoogle Scholar
  13. [SPA 76]
    Spaniol O.: Arithmetik in Rechenanlagen, E.G. Teubner, Stuttgart 1976zbMATHCrossRefGoogle Scholar
  14. [Tea 72]
    Thurber K.J. et al.: A Systematic Approach to the Design of Digital Bussing Structures, Proc. AFIPS FJCC 1972, 719–740Google Scholar
  15. [TMS.
    92a]_Anonymous: Integrated Sparc Processor — Product Preview, Texas Instruments, TMS 390Z50, 1992Google Scholar
  16. [TMS.
    92b]_Anonymous: Cache Controller — Product Preview, Texas Instruments, TMS 390Z55, 1992Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1993

Authors and Affiliations

  • Wolfgang K. Giloi
    • 1
  1. 1.GMD und TU BerlinBerlin

Personalised recommendations