Zusammenfassung
Bild 3.1 zeigt eine typische Darstellung des Prozessors eines Minicomputers der „zweiten Generation“ (um 1970).
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Literatur zu Kapitel 3
Agerwala T., Cocke J.: High-performance Reduced Instruction Set Processors, IBM Tech. Report (March 1987)
Albrich P.: Vertikale Verlagerung: Kriterien, Voraussetzungen, Entwurf, in Giloi W.K.(ed.): Firmware Engineering, Informatik-Fachberichte 31, Springer-Verlag 1980
Breternitz E.C.E., Nicolau A.: Tradeoffs Between Pipelining and Multiple Functional Units in Fine Grain Parallelism Exploitation, Proc. Super computing’ 89, Internat. Supercomputing Inst.Inc, St Petersburg, FL 1989
Borill P.L.: 32-bit buses—An objective comparison, Proc. Buscon 1986 West, 138–145
Bruening U.: High Performance Processor Architecture, Internal Tech. Report, GMD-TUB FIRST 1992
Enslow P.H. (ed.): Multiprocessors and Parallel Processing, J. Wiley&Sons, New York 1974
Joy B.: Computer Workstation Architecture: 1982–1992, HJ. Kugler (ed.): Information Processing 86, Elsevier Science Publ. (North-Holland) 1986, 1163–1168
Lewis P.H.: Chips for the Year 2000, New York Times, June 19 1990
McFarling S., Hennessy J: Reducing the Cost of Branches, Proc. 13th Internat. Sympos. on Computer Architecture (1986), IEEE-CS order no. 719, 396–403
Patterson D.A., Sequin C.H.: Lookup-free Instruction Fetch/prefetch Cache Organization, Proc. 8th Internat. Sympos. on Computer Architecture 1981, 443–458
Patterson D.A.: Reduced Instruction Set Computers, Comm. ACM 28,1 (Jan. 1985), 8–21
Ramamoorthy C.V., Li H.F.: Pipeline Architectures, Computing Surveys 9,1 (March 1977), 61–102
Spaniol O.: Arithmetik in Rechenanlagen, E.G. Teubner, Stuttgart 1976
Thurber K.J. et al.: A Systematic Approach to the Design of Digital Bussing Structures, Proc. AFIPS FJCC 1972, 719–740
92a]_Anonymous: Integrated Sparc Processor — Product Preview, Texas Instruments, TMS 390Z50, 1992
92b]_Anonymous: Cache Controller — Product Preview, Texas Instruments, TMS 390Z55, 1992
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1993 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Giloi, W.K. (1993). Grundzüge der Prozessor-Architekturen. In: Rechnerarchitektur. Springer-Lehrbuch. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-58054-3_3
Download citation
DOI: https://doi.org/10.1007/978-3-642-58054-3_3
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-56355-6
Online ISBN: 978-3-642-58054-3
eBook Packages: Springer Book Archive