Abstract
In conventional design, higher levels of synthesis produce a netlist, from which layout synthesis builds a mask specification for manufacturing. Timing analysis is built into a feedback loop to detect timing violations which are then used to update specifications to synthesis. Such iteration is undesirable, and for very high performance designs, infeasible. The problem is likely to become much worse with future generations of technology. To achieve a non-iterative design flow, early synthesis stages should use wire planning to distribute delays over the functional elements and interconnect, and layout synthesis should use its degrees of freedom to realize those delays.
Part of this work was done at Delft University of Technology, Delft, The Netherlands, and part at the University of California at Berkeley, CA, USA.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
F. Beeftink, A. J. van Genderen, N. P. van der Meijs, Accurate and efficient layout-to-circuit extraction for high speed mos and bipolar/bicmos Integrated circuits ICCD, Oct. 1995
F. Beeftink, P. Kudva, D. S. Kung, L. Stok, Gate size selection for standard cell libraries, International Conference on Computer Aided Design, San Jose, 1998
H. B. Bakoglu, Circuits, interconnections, and packaging for vlsi, AddisonWesley Pub Co, 1990
R. K. Brayton, C.-L. Chen, J. A. G. Jess, R. H. J. M. Otten, L. P. P. P. van Ginneken, Wire planning for stackable designs, Proceedings 1987 International Symposium on VLSI Technology, Systems and Applications, Taipeh, Taiwan, pp. 269–273, May 1987
M. Burstein, Channel routing, In: Layout Design and Verification, T. Ohtsuki (ed.), chapter 4, pp. 133–168
P. D. Fisher, Clock cycle estimation for future microprocessor generations, 1998; L. P. P. P. van Ginneken, The predictor-adaptor paradigm, PhD thesis, Eindhoevn University of Technology, 1989
W. Gosti, Wire planning in logic synthesis, 1998
J. Grodstein, E. Lehman, H. Harkness, B. Grundmann, Y. Watanabe, A delay model for logic synthesis of continuously-sized networks, ICCAD, Nov. 1995
P. R. Groeneveld; Context-driven channel routing, PhD thesis, Delft University of Technology, 1991
P. Kudva, Continuous optimizations in synthesis: the discretization problem, Logic Synthesis Workshop, proceedings, pp. 408–418, 1998
Y. Kukimoto, R K. Brayton, P. Sawkar, Delay-optimal technology mapping by dag covering, DAC, June 1998
D. S. Kung, A fast fanout optimization algorithm for near-continuous buffer libraries, Proceedings of the 35th Design Automation Conference, San Francisco, 1998
U. Lauther, A min-cut placement algorithm for general cell assemblies based on a graph representation, Journal of Digital Systems, Vol. 4. 1980, pp. 21–34.
R. Nair, C.L. Berman, P.S. Hauge, E. Yoffa, Generation of performance constraints for layout IEEE Transactions on Computer-Aided Design, vol 8, nr 8, pp. 860–874, august 1989.
R. H. J. M. Otten, Complexity and diversity in ic layout design, Proceedings IEEE International Conference on Circuits and Computers, Port Chester, New York, U.S.A., pp. 764–767, October 1980
R. H. J. M. Otten, Layout compilation, in Design systems for vlsi circuits, edited by G. DeMicheli, A. Sangiovanni-Vincentelli and P. Antognetti, pp. 439–472, Martinus Nijhoff Publishers, 1987
R. H. J. M. Otten, Graphs in floorplan design, International Journal of Circuit Theory and Applications, vol 16, pp. 391–410, 1988
R. H. J. M. Otten, L. P. P. P. van Ginneken, N. V. Shenoy, Speed: new paradigms in design for performance, ICCAD, Nov. 1996
L. Pileggi, Delay metrics, ISPD98
Semiconductor Industry Association, The national technology roadmap for semiconductors: technology needs, California, U. S. A., 1997
T. Sakurai, Approximation of wiring delay in mosfet lsi, IEEE Journal of SolidState Circuits, vol SC-18, pp. 418–426, Aug. 1983
L. J. Stockmeyer, Optimal Orientations of cells in slicing foorplan design, Information and Control, vol 57, pp. 91–101, 1983
I. Sutherland, R. Sproull, The theory of logical effort: designing for speed on the back of an envelope, in Advanced Research in VLSI, UC Santa Cruz, 1991
I. Sutherland, R. Sproull, D. Harris, Logical effort: designing fast cmos circuits, Morgan Kaufman Publishers, 1999
A. Tabbara, R.K. Brayton, A.R. Newton, “Retiming for DSM with Area-Delay Trade-Offs and Delay Constraints”, Proceedings of the Design Automation Conference, 1999, pp. 725–730
N. Wirth, Program development by stepwise refinement, Communications of the ACM, vol 14, pp. 221–227, 1971
W. Wulf, M. Shaw, Global variables considered harmful, Sigplan Notices, February 1973, pp. 28–33
J. L. Wyatt Jr, Signal propagation delay in rc models for interconnect, chapter 11 (pp. 254–291) in Circuit analysis, simulation and design, 2, Elsevier Science Publishers B. V., 1987
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Otten, R.H.J.M. (2000). A Design Flow for Performance Planning: New Paradigms for Iteration Free Synthesis. In: Börger, E. (eds) Architecture Design and Validation Methods. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-57199-2_3
Download citation
DOI: https://doi.org/10.1007/978-3-642-57199-2_3
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-62976-1
Online ISBN: 978-3-642-57199-2
eBook Packages: Springer Book Archive