Abstract
This chapter gives an overview of the foundations to understand how the changing hardware impacts software and application development. It is partly taken from [SKP12].
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Notes
- 1.
Moore’s Law is the assumption that the number of transistors on integrated circuits doubles every 18–24 months. This assumption still holds true till today.
References
V. Cuppu, B. Jacob, B. Davis, T. Mudge, A performance comparison of contemporary DRAM architectures, in Proceedings of the 26th Annual International Symposium on Computer Architecture, 1999
V. Cuppu, B. Jacob, B. Davis, T. Mudge, High-performance DRAMs in workstation environments. IEEE Trans. Comput. 50(11), 1133–1153 (2001)
U. Drepper, What every programmer should know about memory (2007), http://people.redhat.com/drepper/cpumemory.pdf
J. Hennessy, D. Patterson, Computer Architecture: A Quantitative Approach (Morgan Kaufmann, San Francisco, 2003)
Intel Inc., TLBs, Paging-Structure Caches, and Their Invalidation, 2008
Intel Inc., An Introduction to the Intel QuickPath Interconnect, 2009
Intel Inc., Intel 64 and IA-32 Architectures Optimization Reference Manual, 2011
A.A. Mazreah, M.R. Sahebi, M.T. Manzuri, S.J. Hosseini, A novel zero-aware four-transistor SRAM cell for high density and low power cache application, in International Conference on Advanced Computer Theory and Engineering, 2008, ICACTE ’08, 2008, pp. 571–575
G. Moore, Cramming more components onto integrated circuits. Electronics 38, 114 ff. (1965)
D. Schwalb, J. Krueger, H. Plattner, Cache conscious column organization in in-memory column stores. Technical Report 60, Hasso-Plattner-Institute, December 2012
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Plattner, H. (2014). Changes in Hardware. In: A Course in In-Memory Data Management. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-55270-0_4
Download citation
DOI: https://doi.org/10.1007/978-3-642-55270-0_4
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-55269-4
Online ISBN: 978-3-642-55270-0
eBook Packages: Business and EconomicsBusiness and Management (R0)