Abstract
The simulation system for interlocking test emulated track circuit signals and transmitted signals to interlocking system for verification of the track circuit relays’ connection. According to the integration of chart-module method, a database of primitive elements was built, and the station yard was decomposed to these primitive elements. When assembling these components together, the topology of station yard model was set up automatically, and the consistency was checked. All these components were combined into logical hierarchical models, finally to compose the station yard. The binary tree structure of station yard layout was designed, and a route arrangement method was proposed by the binary tree searching algorithm. Driving simulation was carried out to simulate the track circuit signals’ changing. These signals were transmitted to interlocking system’s relays. The simulation system was verified in Longtan station of the Shanghai–Nanjing Railway, and it worked fine.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Shuai Zh (2012) Railway station of interlocking table intelligent generation method research and implementation. Beijing Jiaotong University, Beijing (in Chinese)
Yi Z (2012) Design and implementation of the route table search generation system based on computer interlocking. Shanghai Jiaotong University, Shanghai (in Chinese)
Xiaozhou Z (2007) Design of computer-based interlocking testing simulator. Southwest Jiaotong University, Chengdu (in Chinese)
Shengli N, Zhenmin T (2006) Design of data analysis system of railway station graph. J Railway Comput Appl 09:1–4 (in Chinese)
Pengfei H, Feipeng L (2005) Studies on multi-layer distributed graphic and model integrative system of relay protection based on MS.NET architecture. J Relays 33(21):74–78 (in Chinese)
Wenqing H (1984) 6502 electric centralized circuit. China Railway Press, Beijing (in Chinese)
Yi Y, Fangmei W (1997) On the topologic knowledge representation of railway station signaling. J Shanghai Railway Univ (Nat Sci Ed) 18(1):23–28 (in Chinese)
Qiaoli X, Peilin W (2011) The research and realization of track layout editor TOPOLOGY in urban rail transit signaling system. J Railway Locomotive 05:44–46 +74
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Li, W., Yong, D. (2014). A Track Circuit Signal Simulation System for Interlocking Test. In: Jia, L., Liu, Z., Qin, Y., Zhao, M., Diao, L. (eds) Proceedings of the 2013 International Conference on Electrical and Information Technologies for Rail Transportation (EITRT2013)-Volume I. Lecture Notes in Electrical Engineering, vol 287. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-53778-3_46
Download citation
DOI: https://doi.org/10.1007/978-3-642-53778-3_46
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-53777-6
Online ISBN: 978-3-642-53778-3
eBook Packages: EngineeringEngineering (R0)