Abstract
The use of fault-tolerant mechanism is essential to ensure the correct functionality of integrated circuits after manufacturing due to the massive number of faults that may occur during the process. In this work, we propose a set of fault-tolerant techniques to cope with faulty wires in Network-on-Chip (NoC). The most appropriate technique is chosen by taking into account the number of faulty wires and their location in the NoC. The goal is to combine different techniques to reduce overheads in area, delay and power. The use of testing and diagnosis can minimize costs associated with embedded fault-tolerant mechanisms once the architecture adapts itself to work in different faulty scenarios. The proposed fault-tolerant strategy uses a lightweight adaptive routing combined with data splitting, which is able to send the data in one clock cycle. The power penalty has a low correlation with the number of faulty interconnections. Results for MPEG4 and VOPD applications running on the NoC with different faulty case-study scenarios show that the proposed techniques can tolerate many faulty interconnections with a low area, performance and power overheads.
Chapter PDF
Similar content being viewed by others
References
Dehon, A., Naeimi, H.: Seven strategies for tolerating highly defective fabrication. IEEE Design & Test of Computers 22(4), 306–315 (2005)
Frantz, A.P., Kastensmidt, F.L., Carro, L., Cota, E.: Dependable Network-on-Chip Router Able to Simultaneously Tolerate Soft Errors and Crosstalk. In: Proceedings of 2006 International Test Conference (ITC), vol. 1, pp. 1–9 (2006)
Lehtonen, T., Liljeberg, P., Plosila, J.: Online Reconfigurable Self-Timed Links for Fault Tolerant NoCs. In: VLSI Design, vol. 2007, Article ID 94676, pp. 1–13 (2007)
Braga, M., Cota, E., Kastensmidt, F.L., Lubaszewski, M.: Efficiently using data splitting and retransmission to tolerate faults in networks-on-chip interconnects. In: Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 4101–4104 (2010)
Ganguly, A., Pande, P.P., Belzer, B.: Crosstalk-Aware Channel Coding Schemes for Energy Efficient and Reliable NOC Interconnects. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 17(11), 1626–1639 (2009)
Kakoee, M.R., Bertacco, V., Benini, L.: ReliNoC: A reliable network for priority-based on-chip communication. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), March 14-18, pp. 1–6 (2011)
Palesi, M., Kumar, S., Catania, V.: Leveraging Partially Faulty Links Usage for Enhancing Yield and Performance in Networks-on-Chip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 29(3), 426–440 (2010)
Koibuchi, M., Matsutani, H., Amano, H., Mark Pinkston, T.: A Lightweight Fault-Tolerant Mechanism for Network-on-Chip. In: 2nd ACM/IEEE International Symposium on Networks-on-Chip, pp. 13–22 (2008)
Tornero, R., Sterrantino, V., Palesi, M., Ordua, J.M.: A multi-objective strategy for concurrent mapping and routing in networks on chip. In: IEEE International Symposium on Parallel & Distributed Processing, pp. 1–8 (2009)
Concatto, C., Almeida, P., Kastensmidt, F., Cota, E., Lubaszewski, M., Herve, M.: Improving yield of torus NoCs through fault-diagnosis-and-repair of interconnect faults. In: 15th IEEE International On-Line Testing Symposium, IOLTS 2009, June 24-26, pp. 61–66 (2009)
Agrawal, V.D.: Testing for Faults, Looking for Defects. In: 2011 12th Latin American Test Workshop (LATW), Keynote Talk (March 2011)
Kologeski, A., Concatto, C., Carro, L., Kastensmidt, F.L.: Adaptive approach to tolerate multiple faulty links in Network-on-Chip. In: 2011 12th Latin American Test Workshop (LATW), March 27-30, pp. 1–6 (2011)
Shih-yu, Y., Papachristou, C.A.: A method for detecting interconnect DSM defects in systems on chip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 25(1), 197–204 (2006)
Changbo, L., Lei, H.: Distributed sleep transistor network for power reduction. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 12(9), 937–946 (2004)
Shi, K., Howard, D.: Sleep Transistor Design and Implementation - Simple Concepts Yet Challenges To Be Optimum. In: International Symposium on VLSI Design, Automation and Test, pp. 1–4 (2006)
Zeferino, C.A., Susin, A.A.: SoCIN: a parametric and scalable network-on-chip. In: Proceedings of the 16th Symposium on Integrated Circuits and Systems Design, SBCCI 2003, September 8-11, pp. 169–174 (2003)
Sakurai, T.: Approximation of wiring delay in MOSFET LSI. IEEE Journal of Solid-State Circuits 18(4), 418–426 (1983)
Zeferino, C.A., Kreutz, M.E., Susin, A.A.: RASoC: a router soft-core for networks-on-chip. In: Design, Automation and Test in Europe Conference and Exhibition, vol. 3, pp. 198–203 (2004)
Cota, E., Kastensmidt, F.L., Cassel, M., Herve, M., Almeida, P., Meirelles, P., Amory, A., Lubaszewski, M.: A High-Fault-Coverage Approach for the Test of Data, Control and Handshake Interconnects in Mesh Networks-on-Chip. IEEE Transactions on Computers 57(9), 1202–1215 (2008)
Shih-Yu, Y., Papachristou, C.A., Taib-Azar, M.: Improving bus test via IDDT and boundary scan. In: Proceedings of the Design Automation Conference, pp. 307–312 (2001)
Grecu, C., Pande, P., Ivanov, A., Saleh, R.: BIST for network-on-chip interconnect infrastructures. In: Proceedings of the 24th IEEE VLSI Test Symposium, April 30-May 4, pp. 30–35 (2006)
Kologeski, A., Concatto, C., Carro, L., Kastensmidt, F.L.: Improving Reliability in NoCs by Application-Specific Mapping Combined with Adaptive Fault-Tolerant Method in the Links. In: 2011 16th IEEE European Test Symposium (ETS), May 23-27, pp. 123–128 (2011)
Tornero, R., Sterrantino, V., Palesi, M., Orduna, J.: A multi-objective strategy for concurrent mapping and routing in networks on chip. In: IEEE International Symposium on Parallel & Distributed Processing, pp. 1–8 (2009)
Choudhury, A., Palermo, G., Silvano, C., Zaccaria, V.: Yield Enhancement by Robust Application-specific Mapping on Network-on-Chips. In: NoCArc 2009 - Second International Workshop on Network on-Chip Architectures, pp. 37–42 (2009)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 IFIP International Federation for Information Processing
About this paper
Cite this paper
Kologeski, A., Concatto, C., Kastensmidt, F.L., Carro, L. (2013). Fault-Tolerant Techniques to Manage Yield and Power Constraints in Network-on-Chip Interconnections. In: Burg, A., Coṣkun, A., Guthaus, M., Katkoori, S., Reis, R. (eds) VLSI-SoC: From Algorithms to Circuits and System-on-Chip Design. VLSI-SoC 2012. IFIP Advances in Information and Communication Technology, vol 418. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-45073-0_8
Download citation
DOI: https://doi.org/10.1007/978-3-642-45073-0_8
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-45072-3
Online ISBN: 978-3-642-45073-0
eBook Packages: Computer ScienceComputer Science (R0)