Skip to main content
SpringerLink
Log in

Profiling Multilevel Partitioning for Asynchronous VLSI Distributed Simulation

  • Conference paper
AsiaSim 2013 (AsiaSim 2013)

Part of the book series: Communications in Computer and Information Science ((CCIS,volume 402))

Included in the following conference series:

Abstract

Partitioning is a crucial factor in VLSI distributed simulation. This paper focuses on the partitioning problem for asynchronous handshake circuits generated by the Balsa asynchronous hardware synthesis environment. A quantitative analysis is presented for multilevel partitioning, as exemplified by the metis library.

Elias Tsirogiannis is now with Nokia Siemens Networks, Bristol, UK.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Bailey, M.L., Briner, J.V., Chamberlain, R.D.: Parallel Logic Simulation of VLSI Systems. ACM Computing Surveys (CSUR) 26(3), 255–294 (1994)

    Article  Google Scholar 

  2. Barnard, S.T., Simon, H.D.: A Fast Multilevel Implementation of Recursive Spectral Bisection for Partitioning Unstructured Problems. In: 6th SIAM Conference on Parallel Processing for Scientific Computing, pp. 711–718 (March 1993)

    Google Scholar 

  3. Bui, T.N., Jones, C.: A Heuristic for Reducing Fill in Sparse Matrix Factorization. In: 6th SIAM Conference on Parallel Processing for Scientific Computing. pp. 445–452. SIAM (March 1993)

    Google Scholar 

  4. Cong, J., Smith, M.: A Parallel Bottom-Up Clustering Algorithm with Applications to Circuit Partitioning in VLSI Design. In: 30th Design Automation Conference, pp. 755–760. ACM/IEEE (June 1993)

    Google Scholar 

  5. Diekmann, R., Monien, B., Preis, R.: Using Helpful Sets to Improve Graph Bisections. In: Interconnection Networks and Mapping and Scheduling Parallel Computations. DIMACS Series in Discrete Mathematics and Theoretical Computer Science, vol. 21, pp. 57–73. AMS (1995)

    Google Scholar 

  6. Edwards, D.A., Bardsley, A., Janin, L., Plana, L., Toms, W.: Balsa: A Tutorial Guide. Department of Computer Science, 3.5 edn., The University of Manchester (May 2006)

    Google Scholar 

  7. Endecott, P., Furber, S.B.: Modelling and Simulation of Asynchronous Systems Using the LARD Hardware Description Language. In: Proceedings of the 12th European Simulation Multiconference on Simulation - Past, Present and Future (ESM 1998), pp. 39–43 (June 1998)

    Google Scholar 

  8. Gupta, A.: Fast and Effective Algorithms for Graph Partitioning and Sparse Matrix Ordering. IBM Journal of Research and Development 41(1/2), 171–184 (1997)

    Article  Google Scholar 

  9. Hauck, S., Borriello, G.: An Evaluation of Bipartitioning Techniques. In: 16th Conference on Advanced Research in VLSI (ARVLSI 1995), pp. 383–402. IEEE (March 1995)

    Google Scholar 

  10. Hendrickson, B., Leland, R.W.: A Multilevel Algorithm for Partitioning Graphs. In: Supercomputing Conference, ACM/IEEE (December 1995)

    Google Scholar 

  11. Hering, K., Rünger, G., Trautmann, S.: Modular Construction of Model Partitioning Processes for Parallel Logic Simulation. In: 30th International Workshops on Parallel Processing (ICPP 2001), pp. 99–105. IEEE (September 2001)

    Google Scholar 

  12. Jones, G.: Programming in occam. Prentice Hall International, Hemel Hempstead (1987)

    Google Scholar 

  13. Karypis, G., Kumar, V.: A Fast and High Quality Multilevel Scheme for Partitioning Irregular Graphs. SIAM Journal on Scientific Computing 20(1), 359–392 (1998)

    Article  MathSciNet  Google Scholar 

  14. Karypis, G., Kumar, V.: Multilevel k-way Partitioning Scheme for Irregular Graphs. Journal of Parallel and Distributed Computing 48(1), 96–129 (1998)

    Article  MathSciNet  Google Scholar 

  15. Karypis, G., Kumar, V.: Metis: A Software Package for Partitioning Unstructured Graphs, Partitioning Meshes, and Computing Fill-Reducing Orderings of Sparse Matrices, 4.0 edn. Department of Computer Science, University of Minnesota (1998)

    Google Scholar 

  16. Kim, H.K.: Parallel Logic Simulation of Digital Circuits. Ph.D. thesis, Wright State University (1998)

    Google Scholar 

  17. Kim, H.K., Jean, J.S.: Concurrency Preserving Rartitioning (CPP) for Parallel Logic Simulation. In: 10th Workshop on Parallel and Distributed Simulation (PADS 1996), pp. 98–105 (May 1996)

    Google Scholar 

  18. Krishnaswamy, V., Hasteer, G., Banerjee, P.: Automatic Parallelization of Compiled Event Driven VHDL Simulation. IEEE Transactions on Computers 51(4), 380–394 (2002)

    Article  Google Scholar 

  19. Levendel, Y.H., Menon, P.R., Patel, S.H.: Special Purpose Computer for Logic Simulation Using Distributed Processing. Bell System Technical Journal 61, 2873–2907 (1982)

    Article  Google Scholar 

  20. Monien, B., Preis, R., Diekmann, R.: Quality Matching and Local Improvement for Multilevel Graph Partitioning. Parallel Computing 26(12), 1609–1634 (2000)

    Article  MathSciNet  MATH  Google Scholar 

  21. Monien, B., Schambeger, S.: Graph Partitioning with the Party Library: Helpful-Sets in Practice. In: Proceedings of the 16th Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2004), pp. 198–205. IEEE (October 2004)

    Google Scholar 

  22. Mueller-Thuns, R.B., Saab, D.G., Damiano, R.F., Abraham, J.A.: VLSI Logic and Fault Simulation on General-Purpose Parallel Computers. IEEE Transactions on CAD of Integrated Circuits and Systems 12(3), 446–460 (1993)

    Article  Google Scholar 

  23. Omondi, A.R.: Computer Arithmetic Systems: Algorithms, Architecture and Implementation. Prentice-Hall, Englewood Cliffs (1994)

    MATH  Google Scholar 

  24. Pellegrini, F.: Scotch and libScotch 4.0 User’s Guide. University of Bordeaux I (January 2006)

    Google Scholar 

  25. Schamberger, S.: Improvements to the Helpful-Set Heuristic and a New Evaluation Scheme for Graphs Partitioners. In: Kumar, V., Gavrilova, M.L., Tan, C.J.K., L’Ecuyer, P. (eds.) ICCSA 2003, Part I. LNCS, vol. 2667, pp. 49–59. Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  26. Sevcik, K.: Characterizations of Parallelism in Applications and Their Use in Scheduling. In: International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS 1989), pp. 171–180. ACM (1989)

    Google Scholar 

  27. Smith, S.P., Underwood, B., Mercer, M.R.: An Analysis of Several Approaches to Circuit Partitioning for Parallel Logic Simulation. In: International Conference on Computer Design, pp. 664–667. IEEE, Rye Brook (1987)

    Google Scholar 

  28. Sporrer, C., Bauer, H.: Corolla Partitioning for Distributed Logic Simulation of VLSI-Circuits. In: 7th Workshop on Parallel and Distributed Simulation (PADS 1993), pp. 85–92. IEEE (1993)

    Google Scholar 

  29. Subramanian, S., Rao, D.M., Wilsey, P.A.: Applying Multilevel Partitioning to Parallel Logic Simulation. Parallel and Distributed Discrete Event Simulation, pp. 49–78. Nova Science, Hauppauge (2002)

    Google Scholar 

  30. Tsirogiannis, E., Theodoropoulos, G., Chen, D., Zhang, Q., Janin, L., Edwards, D.A.: A Framework for Distributed Simulation of Asynchronous Handshake Circuits. In: Proceedings of 39th Annual Simulation Symposium (ANSS 2006), pp. 214–222. IEEE (April 2006)

    Google Scholar 

  31. Walshaw, C., Cross, M.: Mesh Partitioning: A Multilevel Balancing and Refinement Algorithm. SIAM Journal on Scientific Computing 22(1), 63–80 (2000)

    Article  MathSciNet  MATH  Google Scholar 

  32. Zhu, L., Chen, G., Szymanski, B.K., Tropper, C., Zhang, T.: Parallel Logic Simulation of Million-Gate VLSI Circuits. In: MASCOTS, pp. 521–524. IEEE (September 2005)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. University of Birmingham, U.K.

    Elias Tsirogiannis

  2. Institute of Advanced, Research Computing, Durham University, U.K.

    Georgios Theodoropoulos

Authors
  1. Elias Tsirogiannis
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Georgios Theodoropoulos
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. School of Computing National University of Singapore, 13 Computing Drive, 117417, Singapore

    Gary Tan

  2. Society of Simulation and Gaming of Singapore c/o School of Computing National University of Singapore, 13 Computing Drive, 117417, Singapore

    Gee Kin Yeo

  3. School of Computer Engineering, Nanyang Technological University, Nanyang Avenue, 639798, Singapore

    Stephen John Turner

  4. School of Computing, National University of Singapore, 13 Computing Drive, 117417, Singapore

    Yong Meng Teo

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Tsirogiannis, E., Theodoropoulos, G. (2013). Profiling Multilevel Partitioning for Asynchronous VLSI Distributed Simulation. In: Tan, G., Yeo, G.K., Turner, S.J., Teo, Y.M. (eds) AsiaSim 2013. AsiaSim 2013. Communications in Computer and Information Science, vol 402. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-45037-2_29

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-45037-2_29

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-45036-5

  • Online ISBN: 978-3-642-45037-2

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation