Abstract
Significant speed degradation is one of the severest issues encountered in low-voltage Static Random Access Memory (SRAM) operation. In addition, Sense Amplifier (SA) stability deterioration is another problem in low-voltage operation. These phenomena occur because the random transistor variation becomes larger as the process scaling progresses. In this work a highly robust and novel Ultra-High-Speed (UHS) hybrid current/voltage sensing technique is developed for low power and high speed SRAM. The Precisely sized Current Mode Circuit (CMC) is designed for local differential current mode sensing at bit-lines to achieve low power and high-speed. Local cross coupled inverters latch configuration is designed which convert differential voltage developed at data-lines to full logic swing at output. High speed SRAM sensing technique is designed using a 45nm CMOS standard process. With focus on the current sensing, we have shown that latch makes an excellent second-stage comparator after a local differential current sensing. Extensive post-layout simulation has been verified that our design operates down to 0.7V and achieves 95ps sensing delay at 1V supply voltage. Operating frequency is 1 GHz and power consumption is 2.18μW and 0.10μW at 1V and 0.7V respectively. The primary advantage of the proposed amplifier over previously reported sense amplifiers is the excellent immunity to inter-die and intra-die variations, making it more reliable against device mismatch and process variations.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
International Technological Road Map Survey ITRS (2009)
Bhavnaganuala, A.J., et al.: IEEE Journal of Solid-State Circuits, 658-665 (2001)
Heald, R., Wang, P.: Variability in sub-100nm SRAM designs. In: ICCAD, pp. 347–352 (2004)
Houle, R.: Simple statistical analysis techniques to determine minimum sense amp set times. In: CICC, pp. 37–40 (2007)
Abu-Rahma, M.H., et al.: A methodology for statistical estimation of read access yield in SRAMs. In: DAC, pp. 205–210 (2008)
Wicht, B.: Current Sense Amplifiers for Embedded SRAM in High-Performance System-on-a-Chip Designs. Springer, Heidelberg (2003)
Wicht, B., Nirschl, T., Landsiedel, D.S.: Yield and speed optimization of latch-type voltage sense amplifier. IEEE Journal of Solid-State Circuits 39, 118–158 (2004)
Singh, R., Baht, N.: An offset compensation technique for latch type sense amplifiers in high-speed low-power SRAMs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. Trans. Briefs 12, 652–657 (2004)
Lovett, S.J., Cibbs, G.A., Pancholy, A.: Yield and matching implications for static RAM memory array sense-amplifier design. IEEE Journal of Solid-State Circuit 35, 1200–1204 (2000)
Tuan Do, A., Zhi-Hui, K., Yeo, K.-S.: Hybrid Mode SRAM Sense Amplifiers: New Approach on Transistor Sizing. IEEE Trans. Circuit and Systems-II 55, 986–999 (2008)
Lia, Y.C., Huang, S.Y.: A Resilient and Power-Efficient Automatic-Power Down Sense Amplifier for SRAM Design. IEEE Transaction on Circuits and Systems II: Express Brief 55, 1031–1035 (2008)
Seevinck, E., Beers, P.J.V., Ontrop, H.: Current-mode techniques for high-speed VLSI circuits with application to current SA for CMOS SRAM’s. IEEE Journal of Solid-State Circuits 26(5), 525–536 (1991)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Reniwal, B.S., Vishvakarma, S.K. (2013). Process Aware Ultra-High-Speed Hybrid Sensing Technique for Low Power Near-Threshold SRAM. In: Gaur, M.S., Zwolinski, M., Laxmi, V., Boolchandani, D., Sing, V., Sing, A.D. (eds) VLSI Design and Test. Communications in Computer and Information Science, vol 382. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-42024-5_1
Download citation
DOI: https://doi.org/10.1007/978-3-642-42024-5_1
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-42023-8
Online ISBN: 978-3-642-42024-5
eBook Packages: Computer ScienceComputer Science (R0)