Advertisement

AMASIVE: An Adaptable and Modular Autonomous Side-Channel Vulnerability Evaluation Framework

  • Sorin A. Huss
  • Marc Stöttinger
  • Michael Zohner
Chapter
Part of the Lecture Notes in Computer Science book series (LNCS, volume 8260)

Abstract

Over the last decades computer aided engineering (CAE) tools have been developed and improved in order to ensure a short time-to-market in the chip design business. Up to now, these design tools do not yet support a design strategy for the development of side-channel resistant hardware implementations. In this chapter we introduce a novel engineering framework named AMASIVE (Adaptable Modular Autonomous SIde-Channel Vulnerability Evaluator), which supports the designer in implementing side-channel hardened devices. An attacker model is introduced for the analysis and the evaluation of a given cryptographic design in regard to application-specific vulnerabilities and exploitations. We demonstrate its application to a hardware implementation of the block cipher PRESENT.

Keywords

Security Analysis Block Cipher Attack Model Leakage Model Hypothesis Function 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Bayrak, A.G., Regazzoni, F., Brisk, P., Standaert, F.X., Ienne, P.: A first step towards automatic application of power analysis countermeasures. In: Stok, L., Dutt, N.D., Hassoun, S. (eds.) DAC, pp. 230–235. ACM (2011)Google Scholar
  2. 2.
    Bogdanov, A., Knudsen, L.R., Leander, G., Paar, C., Poschmann, A., Robshaw, M.J.B., Seurin, Y., Vikkelsoe, C.: Present: An ultra-lightweight block cipher. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol. 4727, pp. 450–466. Springer, Heidelberg (2007)CrossRefGoogle Scholar
  3. 3.
    Elaabid, M.A., Guilley, S.: Practical improvements of profiled side-channel attacks on a hardware crypto-accelerator. In: Bernstein, D.J., Lange, T. (eds.) AFRICACRYPT 2010. LNCS, vol. 6055, pp. 243–260. Springer, Heidelberg (2010)CrossRefGoogle Scholar
  4. 4.
    Mangard, S., Popp, T., Oswald, E.: Power Analysis Attacks - Revealing the Secrets of Smart Cards. Springer (2007)Google Scholar
  5. 5.
    Moss, A., Oswald, E., Page, D., Tunstall, M.: Automatic insertion of dpa countermeasures. IACR Cryptology ePrint Archive 2011, 412 (2011)Google Scholar
  6. 6.
    Moss, A., Oswald, E., Page, D., Tunstall, M.: Compiler assisted masking. In: Prouff, E., Schaumont, P. (eds.) CHES 2012. LNCS, vol. 7428, pp. 58–75. Springer, Heidelberg (2012)CrossRefGoogle Scholar
  7. 7.
    Standaert, F.X., Malkin, T., Yung, M.: A unified framework for the analysis of side-channel key recovery attacks. In: Joux, A. (ed.) EUROCRYPT 2009. LNCS, vol. 5479, pp. 443–461. Springer, Heidelberg (2009)CrossRefGoogle Scholar
  8. 8.
    Zohner, M., Stöttinger, M., Huss, S.A., Stein, O.: An adaptable, modular, and autonomous side-channel vulnerability evaluator. In: HOST, pp. 43–48. IEEE (2012)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2013

Authors and Affiliations

  • Sorin A. Huss
    • 1
  • Marc Stöttinger
    • 2
  • Michael Zohner
    • 3
  1. 1.Integrated Circuits and Systems Lab, Computer Science Dept.Technische Universität DarmstadtGermany
  2. 2.Physical Analysis and Cryptographic Engineering, SPMSNanyang Technological UniversitySingapore
  3. 3.Engineering Cryptographic Protocols GroupEC-SPRIDEGermany

Personalised recommendations