Abstract
Power-aware scheduling reduces CPU energy consumption in hard real-time systems through dynamic voltage scaling(DVS). The basic idea of power-aware scheduling is to find slacks available to tasks and reduce CPU’s frequency or lower its voltage using the found slacks. In this paper, we introduce a novel power-aware scheduling algorithm which exploits all slacks under preemptive early-deadline first scheduling. The simulation results show that proposed algorithm with the algorithmic complexity of O(n) reduces the energy consumption by 10-70% over the existing algorithms.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Burd, T.D., Brodersen, R.W.: Energy efficient CMOS microprocessor design. In: Proc. of Twenty-Eighth Hawaii Int’l Conf. on System Sciences, vol. 1 (1995)
Lee, C.H., Shin, K.G.: On-line dynamic voltage scaling for hard real-time systems using the EDF algorithm. In: Proc. of IEEE Int’l Real-Time Systems Symposium, pp. 319–327 (2004)
Liu, C.L., Layland, J.W.: Scheduling algorithms for multiprogramming in a hard real-time environment. J. ACM 20(1), 46–61 (1973)
Mei, J., Li, K., Hu, J., Yin, S., Sha, E.H.-M.: Energy-aware preemptive scheduling algorithm for sporadic tasks on DVS platform. Microprocessors & Microsystems 37, 99–112 (2013)
Pillai, P., Shin, K.G.: Real-time dynamic voltage scaling for low-power embedded operating systems. ACM SIGOPS Operating System Review 35(5), 89–102 (2001)
Qadi, A., Goddard, S., Farritor, S.: A dynamic voltage scaling algorithm for sporadic tasks. In: Proc. of IEEE Int’l Real-Time Systems Symposium, pp. 52–62 (2003)
Shin, D., Kim, J.: Dynamic voltage scaling of periodic and aperiodic tasks in priority-driven systems. In: Proc. of the Asia and South Pacific Design Automation Conference, pp. 653–658 (2004)
Yao, F., Demers, A., Shenker, S.: A scheduling model for reduced CPU energy. In: Proc. of the IEEE Foundations of Computer Science, pp. 374–382 (1995)
RTSIM:Real-Time system SIMulator, http://rtsim.sssup.it
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Seol, YI., Kim, JU., Kim, YK. (2014). A Power-Aware Scheduler Exploiting All Slacks under EDF Scheduling. In: Jeong, H., S. Obaidat, M., Yen, N., Park, J. (eds) Advances in Computer Science and its Applications. Lecture Notes in Electrical Engineering, vol 279. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-41674-3_8
Download citation
DOI: https://doi.org/10.1007/978-3-642-41674-3_8
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-41673-6
Online ISBN: 978-3-642-41674-3
eBook Packages: EngineeringEngineering (R0)