Advertisement

The Design of Video Accelerator Bus Wrapper

  • Yan Xu
  • Longmei Nan
  • Pengfei Guo
  • Jinfu Xu
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 396)

Abstract

Novel wrapper implementation technique is used to improve the data communication for video processing accelerator. The wrapper provided the function of flow control, data buffers and protocol analysis. It can reduce video data transfer time up to 50% compared with the conventional CPU based data transfer method. At the same time, the wrapper’s area is 9278 μm2 and the operation clock frequency is 1GHz implemented using 0.13μm CMOS technologies.

Keywords

wrapper bus accelerator 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    van der Wolf, P., Henriksson, T.: Video processing requirements on SoC infrastructures. In: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 1124–1125. ACM, Munich (2008)Google Scholar
  2. 2.
    Ristimaki, T., Nurmi, J.: Reconfigurable IP blocks: A survey [SoC]. In: Proceedings of International Symposium on System-on-Chip (2004)Google Scholar
  3. 3.
    Anjo, K., Okamura, A., Motomura, M.: Wrapper-based bus implementation techniques for performance improvement and cost reduction. IEEE Journal of Solid-State Circuits 39(5), 804–817 (2004)CrossRefGoogle Scholar
  4. 4.
    Nikolic, et al.: Wrapper design for a CDMA bus in SOC. In: 2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) (2010)Google Scholar
  5. 5.
    Anjo, K., et al.: NECoBus: A high-end SOC bus with a portable and low-latency wrapper-based interface mechanism. In: Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (2002)Google Scholar
  6. 6.
    Ma, H., Wang, D.: The design of five-stage pipeline CPU based on MIPS. In: 2011 International Conference on Electrical and Control Engineering (ICECE) (2011)Google Scholar
  7. 7.
    Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach, 3rd edn. Morgan Kaufmann Publishers, Inc. (2003)Google Scholar
  8. 8.
    Prokin, M.: DMA transfer method for wide-range speed and frequency measurement. IEEE Transactions on Instrumentation and Measurement 42(4), 842–846Google Scholar
  9. 9.
    Pan, S., Guan, Q., Xu, S.: Optimizing video processing algorithm with multidimensional DMA based on multimedia DSP. In: 2010 International Conference on Computational Problem-Solving, ICCP (2010)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2013

Authors and Affiliations

  • Yan Xu
    • 1
  • Longmei Nan
    • 1
  • Pengfei Guo
    • 1
  • Jinfu Xu
    • 1
  1. 1.Zhengzhou Institute of Information TechnologyZhengzhouChina

Personalised recommendations