Advertisement

A Novel CGRA Architecture and Mapping Algorithm for Application Acceleration

  • Li Zhou
  • Hengzhu Liu
  • Dongpei Liu
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 396)

Abstract

Coarse grained reconfigurable array (CGRA) is an architecture which offers hardware like high performance and software like flexibility. The two characteristics make CGRA an effective candidate for computational intensive applications. In this paper, we propose a novel cluster base CGRA architecture which achieves high efficiency of CGRA. The reconfigurable processing elements in CGRA clusters share complex function units and registers. Area is reduced due to the resource sharing and the performance is improved. Besides, an ant colony based mapping algorithm is proposed. Experiments show that the cluster base CGRA outperforms some existing architectures in the efficiency; the proposed mapping algorithm also outperforms other mapping heuristics.

Keywords

CGRA cluster based architecture resource sharing 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Compton, K., Hauck, S.: Reconfigurable computing: A survey of systems and software. ACM Computing Surveys 34(2), 171–210 (2002)CrossRefGoogle Scholar
  2. 2.
    Mei, B., Vernalde, S., Verkest, D., Man, H.D., Lauwereins, R.: ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix. In: Cheung, P.Y.K., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, pp. 61–67. Springer, Heidelberg (2003)CrossRefGoogle Scholar
  3. 3.
    Shami, M.A., Hemani, A.: Partially reconfigurable interconnection network for dynamically reprogrammable resource array. In: IEEE 8th International Conference on ASIC, pp. 122–125. IEEE Press, New York (2009)Google Scholar
  4. 4.
    Liang, C., Huang, X.: Mapping Parallel FFT Algorithm onto Smart-Cell Coarse-Grained Reconfigurable Architecture. IEICE Transactions on Electronics E93-C(3), 407–415 (2010)CrossRefGoogle Scholar
  5. 5.
    Ansaloni, G., Bonzini, P., Pozzi, L.: EGRA: A Coarse Grained Reconfigurable Architectural Template. IEEE Transactions on Very Large Scale Intergration (VLSI) Systems 19(6), 1062–1074 (2011)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2013

Authors and Affiliations

  • Li Zhou
    • 1
  • Hengzhu Liu
    • 1
  • Dongpei Liu
    • 1
  1. 1.Institute of Microporcessor and Microelectronics, School of ComputerNational University of Defense TechnologyChangshaChina

Personalised recommendations