Abstract
Assertion-Based Verification is widely gaining acceptance. It makes use of assertions, which are formal expressions of the expected specification or requirements. Writing assertions concurrently with the design can bring significant benefits to both the design and verification processes for digital circuits. From the concrete perspective of an industrial development flow, inserting synthesized assertion monitors and associated debug infrastructures in an FPGA-based environment can improve the debugging phases in many application domains. This paper advocates this approach, through the presentation of the validation of an industrial HDLC controller IP using synthesizable property monitors, and draws conclusions from these experiments.
This work was partly supported by the French project SFINCS (ANR).
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Geuzebroek, J., Vermeulen, B.: Integration of Hardware Assertions in Systems-on-Chip. In: Proc. IEEE International Test Conference, ITC 2008 (2008)
Gupta, A.: Assertion-based Verification Turns the Corner. IEEE Design & Test of Computers 19 (2002)
Maliniak, D.: Assertion-Based Verification Smoothes The Road To IP Reuse (2002), http://www.elecdesign.com/Articles/ArticleID/2748/2748.html
Michelson, J., Haque, F.: Assertions Improve Productivity for All Development Phases. EETimes (2007), http://www.eetimes.com/design/eda-design/4018491/Assertions-Improve-Productivity-for-All-Development-Phases
Steffora Mutschler, A.: Avoiding Chip Melt. Chip Design (2012), http://chipdesignmag.com/lpd/blog/2012/03/08/avoiding-chip-melt/
Clarke, E.M., Grumberg, O., Peled, D.A.: Model Checking. The MIT Press (2000)
Morin-Allory, K., Borrione, D.: Proven correct monitors from PSL specifications. In: Proc. DATE 2006 (2006)
Borrione, D., Morin-Allory, K., Oddos, Y.: Property-Based Dynamic Verification and Test. In: Design Technology for Heterogeneous Embedded Systems. Springer (2012)
Dolphin: Web page, http://www.dolphin.fr/medal/applications/applications_Assertion_based_verification.php
Foster, H.: Applied Assertion-Based Verification: An Industry Perspective. Foundations and Trends in Electronic Design Automation 3 (2009)
IEEE Std 1850-2005, IEEE Standard for Property Specification Language (PSL). IEEE (2005)
Boulé, M., Zilic, Z.: Generating Hardware Assertion Checkers: For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring. Springer (2008)
IEEE Std 1076-2002, IEEE Standard VHDL Language Reference Manual (2002)
Shankar, N., Owre, S., Rushby, J., Stringer-Calvert, D.: PVS Prover Guide. Computer Science Laboratory, SRI International (2001)
http://www.cadence.com/products/ld/formal_verifier/pages/default.aspx
http://www.synopsys.com/tools/verification/functionalverification/pages/vcs.aspx
IEEE Std 1800-2005, IEEE Standard for System Verilog: Unified Hardware Design, Specification and Verification Language. IEEE (2005)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Pierre, L., Pancher, F., Suescun, R., Quévremont, J. (2013). On the Effectiveness of Assertion-Based Verification in an Industrial Context. In: Pecheur, C., Dierkes, M. (eds) Formal Methods for Industrial Critical Systems. FMICS 2013. Lecture Notes in Computer Science, vol 8187. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-41010-9_6
Download citation
DOI: https://doi.org/10.1007/978-3-642-41010-9_6
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-41009-3
Online ISBN: 978-3-642-41010-9
eBook Packages: Computer ScienceComputer Science (R0)