Abstract
In this paper, a software-and-hardware hybrid simulation method for CMP (Chip-MultiProcessor) system is designed, as well as its performance model. In detail, the NoC (Network-On-Chip) module is totally simulated by the FPGA resource; a software-and-hardware interaction interface of this module is provided so that the simulation software running on the on-chip soft core can cooperate with the NoC to complete the whole simulation. In other words, the most time-consuming and relatively-fixed part is implemented by hardware and others are implemented by software, which maintains simulation flexibility and high performance owing to the compact on-chip design. We implement this design on the Xilinx’s Virtex 5 155T chip and the work frequency is 100Mhz. Compared with a typical software counterpart, the simulation speed of NoC is more than 3000 times faster; and the advantage is widened further with the increasing injection rate. Moreover, compared with another hybrid method executing the software part on the host CPU, it is still fairly faster although the host performance is much higher than the on-chip core.
Chapter PDF
Similar content being viewed by others
Keywords
References
Dally, W.J., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: Proceedings of Design Automation Conference (DAC 2001), Las Vegas, USA, pp. 684–689 (2001)
Benini, L., Micheli, G.D.: Networks on chips: a new SoC paradigm. IEEE Computer 35, 70–78 (2002)
Dally, W., Towles, B.: Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., San Francisco (2003)
Lis, M., Shim, K.S., Cho, M.H., Ren, P., Khan, O., Devadas, S.: DARSIM: a Parallel Cycle-Level NoC Simulator. In: Proceeding of 6th Annual Workshop on Modeling, Benchmarking and Simulation (June 2010)
Genko, N., Atienza, D., De Micheli, G., Mendias, J., Hermida, R., Catthoor, F.: A complete network-on-chip emulation framework. In: Proceeding of Design, Automation and Test in Europe, DATE (March 2005)
Krasteva, Y., Criado, F., de la Torre, E., Riesgo, T.: A Fast Emulation-Based NoC Prototyping Framework. In: Proceedings of International Conference on Reconfigurable Computing and FPGAs (December 2008)
Schelle, G., Grunwald, D.: Onchip interconnect exploration for multicore processors utilizing FPGAs. In: Proceedings of 2nd Workshop on Architecture Research using FPGA Platforms (2006)
Wolkotte, P., Holzenspies, P., Smit, G.: Fast, Accurate and Detailed NoC Simulations. In: Proceedings of First International Symposium on Networks-on-Chip, NOCS 2007 (May 2007)
Martin, M.M.K., Sorin, D.J., Beckmann, B.M., et al.: Multifacet’s general execution-driven multiprocessor simulator (GEMS) toolset. ACM SIGARCH Computer Architecture News 33, 92–99 (2005)
Hardavellas, N., Somogyi, S., Wenisch, T.F., Wunderlich, R.E., Chen, S., Kim, J., Falsafi, B., Hoe, J.C., Nowatzyk, A.G.: SimFlex: a fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture. SIGMETRICS Perform. Eval. Rev. 31(4), 31–34 (2004)
Wang, D., Jerger, N.E., Steffan, Gregory Steffan, J.: DART: a programmable architecture for NoC simulation on FPGAs. In: Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip (2011)
Chung, E.S., Papamichael, M.K., Nurvitadhi, E., Hoe, J.C., Falsafi, B., Mai, K.: ProtoFlex: Towards Scalable, Full-System Multiprocessor Simulations Using FPGAs. ACM Transactions on Reconfigurable Technology and Systems 2(2) (June 2009)
Asanović, K., Patterson, D., Tan, Z., Waterman, A., Avizienis, R., Lee, Y.: RAMP Gold: An FPGA-based Architecture Simulator for Multiprocessors. In: Proceedings of Design Automation Conference, DAC 2010 (2010)
Liu, G.X., Li, G.H., Gao, P., Qu, H., Liu, Z.Y., Wang, H.X., Xue, Y.B., Wang, D.S.: Cycle-Accurate 64+Core FPGA-Based Hybrid Simulator. In: Proceedings of 5th Annual Workshop on Architectural Research Prototyping (2010)
Jiang, N., Michelogiannakis, G., Becker, D., et al.: BookSim 2.0 User’s Guide (2003), https://nocs.stanford.edu/cgi-bin/trac.cgi/raw-attachment/wiki/Resources/BookSim/manual.pdf
Berkowits, S.: Pin - A Dynamic Binary Instrumentation Tool, http://software.intel.com/en-us/articles/pin-a-dynamic-binary-instrumentation-tool
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 IFIP International Federation for Information Processing
About this paper
Cite this paper
Zhang, Y., Qu, P., Qian, Z., Wang, H., Zheng, W. (2013). Software/Hardware Hybrid Network-on-Chip Simulation on FPGA. In: Hsu, CH., Li, X., Shi, X., Zheng, R. (eds) Network and Parallel Computing. NPC 2013. Lecture Notes in Computer Science, vol 8147. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-40820-5_15
Download citation
DOI: https://doi.org/10.1007/978-3-642-40820-5_15
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-40819-9
Online ISBN: 978-3-642-40820-5
eBook Packages: Computer ScienceComputer Science (R0)