Abstract
This paper presents the results of an extensive experimental study of bit-flip errors in instruction set architecture registers and main memory locations. Comprising more than two million fault injection experiments conducted with thirteen benchmark programs, the study provides insights on whether it is necessary to consider double bit-flip errors in dependability benchmarking experiments. The results show that the proportion of silent data corruptions in the program output, is almost the same for single and double bit errors. In addition, we present detailed statistics about the error sensitivity of different target registers and memory locations, including bit positions within registers and memory words. These show that the error sensitivity varies significantly between different bit positions and registers. An important observation is that injections in certain bit positions always have the same impact regardless of when the error is injected.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
ISO Standard, http://www.iso.org/iso/catalogue_detail?csnumber=43464 (accessed 2012)
Kropp, N.P., Koopman, P.J., Siewiorek, D.P.: Automated robustness testing of off-the-shelf software components. In: 28th Annual Int. Symp. on Fault-Tolerant Computing (June 1998)
Schroder, D.K.: Negative bias temperature instability: What do we understand? Microelectronics Reliability 47(6), 841–852 (2007)
MiBench Version 1.0, University of Michigan, http://www.eecs.umich.edu/mibench/
Suh, J.: Models for Soft Errors in Low-level Caches. University of Southern California (May 2012)
Skarin, D., Barbosa, R., Karlsson, J.: GOOFI-2: A tool for experimental dependability assessment. In: IEEE/IFIP Int. Conf. on Dependable Systems and Networks, DSN (2010)
Nexus 5001TM Forum, IEEE-ISTO (1999), http://www.nexus5001.org/
Barbosa, R., Vinter, J., Folkesson, P., Karlsson, J.M.: Assembly-level pre-injection analysis for improving fault injection efficiency. In: Dal Cin, M., Kaâniche, M., Pataricza, A. (eds.) EDCC 2005. LNCS, vol. 3463, pp. 246–262. Springer, Heidelberg (2005)
Madeira, H., Rela, M.Z., Moreira, F., Silva, G.J.: RIFLE: A general purpose pin-level fault injector. In: Echtle, K., Powell, D.R., Hammer, D. (eds.) EDCC 1994. LNCS, vol. 852, pp. 197–216. Springer, Heidelberg (1994)
Kanawati, G., Kanawati, N., Abraham, J.: FERRARI: a tool for the validation of system dependability properties. In: 22nd Int. Sym. on Fault-Tolerant Computing, FTCS-22 (July1992)
Yuste, P., Ruiz, J.C., Lemus, L., Gil, P.: Non-intrusive Software-Implemented Fault Injection in Embedded Systems. In: de Lemos, R., Weber, T.S., Camargo Jr., J.B. (eds.) LADC 2003. LNCS, vol. 2847, pp. 23–38. Springer, Heidelberg (2003)
Fidalgo, A.V., Alves, G.R., Ferreira, J.M.: Real Time Fault Injection Using Enhanced OCD – A Performance Analysis. In: 21st IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems (DFT 2006) (October 2006)
Touloupis, E., Flint, J.A., Chouliaras, V.A., Ward, D.D.: Study of the Effects of SEU-Induced Faults on a Pipeline Protected Microprocessor. IEEE Transactions on Computers 56(12), 1585–1596 (2007)
Di Leo, D., Ayatolahi, F., Sangchoolie, B., Karlsson, J., Johansson, R.: On the Impact of Hardware Faults - An Investigation of the Relationship between Workload Inputs and Failure Mode Distributions. In: Ortmeier, F., Lipaczewski, M. (eds.) SAFECOMP 2012. LNCS, vol. 7612, pp. 198–209. Springer, Heidelberg (2012)
Segall, Z., et al.: FIAT-fault injection based automated testing environment. In: 18th Int. Symp. on Fault-Tolerant Computing (FTCS-18), pp. 102–107 (1988)
Demertzi, M., Annavaram, M., Hall, M.: Analyzing the Effects of Compiler Optimizations on Application Reliability. In: IEEE Int.Symp. on Workload Characterization (IISWC), Austin, TX (2011)
Skarin, D., Karlsson, J.: Software Implemented Detection and Recovery of Soft Errors in a Brake-by-Wire System. In: 7th European Dependable Computing Conference (EDCC 2008) (May 2008)
Satoh, S., Tosaka, Y., Wender, S.A.: Geometric Effect of Multiple-Bit Soft Errors Induced by Cosmic Ray Neutrons on DRAM’s. Electron Device Letters 21(6), 310–312 (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Ayatolahi, F., Sangchoolie, B., Johansson, R., Karlsson, J. (2013). A Study of the Impact of Single Bit-Flip and Double Bit-Flip Errors on Program Execution. In: Bitsch, F., Guiochet, J., Kaâniche, M. (eds) Computer Safety, Reliability, and Security. SAFECOMP 2013. Lecture Notes in Computer Science, vol 8153. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-40793-2_24
Download citation
DOI: https://doi.org/10.1007/978-3-642-40793-2_24
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-40792-5
Online ISBN: 978-3-642-40793-2
eBook Packages: Computer ScienceComputer Science (R0)