Skip to main content

Adaptation Phase-Locked Loop Speed and Neuron PI Torque Control of Permanent Magnet Synchronous Motor

  • Conference paper
Advances in Neural Networks – ISNN 2013 (ISNN 2013)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 7952))

Included in the following conference series:

Abstract

This paper presents an excellent software phase-locked loop speed control system of permanent magnet synchronous motor (PMSM). A loop-gain adaptation scheme is developed using model reference adaptive system (MRAS) theory to suppress the torque disturbance which effect on motor speed. The following three points including accurate steady-state speed, fast transient response, and insensitivity to disturbance are especially important for speed control of permanent magnet synchronous motor. The software phase-locked loop (SPLL) technique has the significant ability to obtain precise speed regulation. When the feedback signal of the motor speed is synchronized with a reference signal, perfect speed regulation can be realized. The steady-state accuracy is about 0.02%~0.1% which is difficult to be obtained by conventional proportion integral differentiation (PID) speed control. But phase-locked loop system suffers from pool dynamics and limited lock range. The gain of SPLL has great effect on the performance of system. As the loop gain becomes larger, both the maximum speed error and load increase. If the loop gain varies according to the values of phase error and speed error, the SPLL system will be adaptive between the accuracy and sensitivity to load disturbance. A model reference adaptive system is designed to confine the transient phase error within the range of [-2π 2π] at the present of torque disturbance. This means that the SPLL remains phase tracking. Also, in order to overcome the time varying and nonlinear of PMSM, and obtain the stable torque output, it is effective to utilize the neuron to seek the optimum controller parameter on line. Experiment results are presented to verify the validity of the proposed system.

Project Supported by National Natural Science Foundation of China.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Jobe, K., Shoga, M., Koga, R.: A Systems-Oriented Single Event Effects Test Approach for High Speed Digital Phase-Locked Loops. IEEE Transactions on Nuclear Science 40(6), 2868–2873 (1996)

    Article  Google Scholar 

  2. Cheng, S., Tong, H., Silva-Martinez, J.: Steady-State Analysis of Phase-Locked Loops Using Binary Phase Detector. IEEE Transactions on Circuits and Systems—II: Express Briefs 54(6), 474–478 (2007)

    Article  Google Scholar 

  3. Hsu, J.-C., Su, C.: BIST for Measuring Clock Jitter of Charge-Pump Phase-Locked Loops. IEEE Transactions on Instrumentation and Measurement 57(2), 276–285 (2008)

    Article  Google Scholar 

  4. Wagdy, M.F., Cabrales, B.C.: A novel flash fast-locking digital phase-locked loop: design and simulations. IET Circuits Devices Syst. 3(5), 280–290 (2009)

    Article  Google Scholar 

  5. Teplinsky, A., Feely, O.: Phase-Jitter Dynamics of Digital Phase-Locked Loops: Part II. IEEE Transactions on Circuits and Systems—I: Fundamental theory and Applications 47(4), 458–473 (2000)

    Article  Google Scholar 

  6. Skiller, G., Huangp, D.: The Stationary Phase Error Distribution of a Digital Phase-Locked Loop. IEEE Transactions on Communications 48(6), 925–927 (2000)

    Article  Google Scholar 

  7. Loveless, T.D., Massengill, L.W., Bhuva, B.L., et al.: A Hardened-by-Design Technique for RF Digital Phase-Locked Loops. IEEE Transactions on Nuclear Science 53(6), 3432–3438 (2006)

    Article  Google Scholar 

  8. Lee, M., Heidari, M.E., Abidi, A.A.: A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse–Fine Time-to-Digital Converter With Subpicose-cond Resolution. IEEE Journal of Solid-State Circuits 44(10), 2808–2816 (2009)

    Article  Google Scholar 

  9. Kim, J.: Adaptive-Bandwidth Phase-Locked Loop With Continuous Background Frequency Calibration. IEEE Transactions on Circuits and Systems-II: Express Briefs 56(3), 205–209 (2009)

    Article  Google Scholar 

  10. Zhao, J., Yang, Z., et al.: Indirect Vector Control Scheme for Linear Induction Motors Using Single Neuron PI Controllers with and without the End Effects, pp. 5263–5267. IEEE (2008)

    Google Scholar 

  11. Wang, X., Hu, M., et al.: Single Neuron PID-PI Composite Speed Controller for Traveling wave Ultrasonic Motor. Micromotors, 19–22 (2008)

    Google Scholar 

  12. Qi, C., Yang, Y.: Single Neuron Controller of VSCF Wind Power Generation System, pp. 493–497. IEEE (2009)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Wang, Z., Liu, J., Yang, D. (2013). Adaptation Phase-Locked Loop Speed and Neuron PI Torque Control of Permanent Magnet Synchronous Motor. In: Guo, C., Hou, ZG., Zeng, Z. (eds) Advances in Neural Networks – ISNN 2013. ISNN 2013. Lecture Notes in Computer Science, vol 7952. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-39068-5_16

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-39068-5_16

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-39067-8

  • Online ISBN: 978-3-642-39068-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics