Skip to main content
SpringerLink
Log in

Hardware Implementation of P1-TS Fuzzy Rule-Based Systems on FPGA

  • Conference paper
Artificial Intelligence and Soft Computing (ICAISC 2013)

Part of the book series: Lecture Notes in Computer Science ((LNAI,volume 7894))

Included in the following conference series:

Abstract

This paper presents an FPGA hardware implementation of a special case of the fuzzy rule-based system, called P1-TS. The novelty of this work is recursive hardware architecture. The recursive implementation of the rule-based system allows us to build a versatile digital circuit for which FPGA logic resources requirements are small and independent on the number of input variables. The number of inputs is only limited by the capacity of the memory that stores the consequents of the rules. In our implementation, increasing the number of variables by 1 approximately doubles calculation time of the hardware device. We use floating-point arithmetic which ensures a higher dynamic range and makes that there is no need to focus on normalizing variables values to fixed word length.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Zavala, A.H., Nieto, O.C.: Fuzzy Hardware: A Retrospective and Analysis. IEEE Trans. Fuzzy Systems 20(4), 623–635 (2012)

    Article  Google Scholar 

  2. Sulaiman, N., Obaid, Z.A., Marhaban, M.H., Hamidon, M.N.: FPGA-Based Fuzzy Logic: Design and Applications – a Review. Proc. Int. J. Eng. and Technol. (IACSIT) 1(5), 491–503 (2009)

    Google Scholar 

  3. Kluska, J.: Analytical Methods in Fuzzy Modeling and Control. STUDFUZZ, vol. 241. Springer, Heidelberg (2009) Kacprzyk, J. (ed.)

    Book  MATH  Google Scholar 

  4. Piegat, A., Olchowy, M.: Does an Optimal Form of an Expert Fuzzy Model Exist? In: Rutkowski, L., Scherer, R., Tadeusiewicz, R., Zadeh, L.A., Zurada, J.M. (eds.) ICAISC 2010, Part I. LNCS (LNAI), vol. 6113, pp. 175–184. Springer, Heidelberg (2010)

    Chapter  Google Scholar 

  5. Kosko, B.: Fuzzy Engineering. Prentice Hall (1997)

    Google Scholar 

  6. Güven, M.K., Passino, K.M.: Avoiding Exponential Parameter Growth in Fuzzy Systems. IEEE Trans. Fuzzy Systems 9(1), 194–199 (2001)

    Article  Google Scholar 

  7. Gniewek, L., Kluska, J.: Family of fuzzy J-K flip-flops based on bounded product, bounded sum and complementation. IEEE Trans. Syst., Man, Cybern. B, Cybern. 28(6), 861–868 (1998)

    Article  Google Scholar 

  8. Kluska, J., Hajduk, Z.: Digital implementation of fuzzy Petri net based on asynchronous fuzzy RS flip-flop. In: Rutkowski, L., Siekmann, J.H., Tadeusiewicz, R., Zadeh, L.A. (eds.) ICAISC 2004. LNCS (LNAI), vol. 3070, pp. 314–319. Springer, Heidelberg (2004)

    Chapter  Google Scholar 

  9. Gniewek, L., Kluska, J.: Hardware implementation of fuzzy Petri net as a controller. IEEE Trans. Syst., Man, Cybern. B, Cybern. 34(3), 1315–1324 (2004)

    Article  Google Scholar 

  10. McKenna, M., Wilamowski, B.M.: Implementing a Fuzzy System on a Field Programmable Gate Array. In: Int. Joint Conf. Neural Networks, IJCNN 2001, Washington, DC, July 15-19, pp. 189–194 (2001)

    Google Scholar 

  11. IEEE Standard Board and ANSI: IEEE Standard for Binary Floating-Point Arithmetic. IEEE Std 754-2008

    Google Scholar 

  12. Thakkar, A.J., Ejnioui, A.: Design and implementation of double precision floating point division and square root on FPGAs. In: IEEE Aerospace Conference Proceedings, March 5-11, p. 7 (2006)

    Google Scholar 

  13. Hajduk, Z.: A floating point unit for the hardware virtual machine. Measurement Automation and Monitoring (PAK) 57(1), 82–85 (2011) (in Polish)

    MathSciNet  Google Scholar 

  14. Meyer-Baese, U.: Digital Signal Processing with Field Programmable Gate Arrays, 3rd edn. Springer, Heidelberg (2007)

    Google Scholar 

  15. Intel Corp.: Hexadecimal Object File Format Specification. Revision A (1988)

    Google Scholar 

  16. Hajduk, Z., Sadolewski, J., Trybus, B.: Multiple tasks in FPGA-based programmable controller. e-Informatica 5(1), 77–85 (2011)

    Google Scholar 

  17. Thomas, D.E., Moorby, P.R.: The Verilog Hardware Description Language, 5th edn. Kluwer Academic Publishers (2002)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Faculty of Electrical and Computer Engineering, Rzeszow University of Technology, 35-959, Rzeszow, W. Pola 2, Poland

    Jacek Kluska & Zbigniew Hajduk

Authors
  1. Jacek Kluska
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Zbigniew Hajduk
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Częstochowa University of Technology, Armii Krajowej 36, 42-200, Częstochowa, Poland

    Leszek Rutkowski , Marcin Korytkowski  & Rafał Scherer ,  & 

  2. AGH University of Science and Technology, Michiewicza 30, 30-059, Kraków, Poland

    Ryszard Tadeusiewicz

  3. Department of Electrical Engineering and Computer Sciences, University of California, 94720-1776, Berkeley, CA, USA

    Lotfi A. Zadeh

  4. Electrical and Computer Engineering, University of Louisville, 405 Lutz Hall, 40292, Louisville, KY, USA

    Jacek M. Zurada

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Kluska, J., Hajduk, Z. (2013). Hardware Implementation of P1-TS Fuzzy Rule-Based Systems on FPGA. In: Rutkowski, L., Korytkowski, M., Scherer, R., Tadeusiewicz, R., Zadeh, L.A., Zurada, J.M. (eds) Artificial Intelligence and Soft Computing. ICAISC 2013. Lecture Notes in Computer Science(), vol 7894. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-38658-9_26

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-38658-9_26

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-38657-2

  • Online ISBN: 978-3-642-38658-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation