Abstract
Cryptographic algorithms play an important role in a broad range of applications. Block cipher algorithms represent a popular choice in many products and applications, where data needs to be handled in a secure way. The wide application of the Data Encryption Standard (DES) or its successor the Advanced Encryption Standard (AES) show evidence for the adequacy of these ciphers, which is based on their security combined with a high data throughput. There are many studies analysing and comparing different attributes of block cipher algorithms, like implementation efficiency or security against attacks. The main contribution of this work is the evaluation of the SEU resilience of different algorithms by applying a SEU injection flow on FPGA implementations of three popular block ciphers.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Xilinx Corp., Considerations Surrounding Single Event Effects in FPGAs, and Processors, Xilinx Doc. (March 2012), http://www.xilinx.com
Xilinx Corp., Device reliability report, fourth quarter 2010, Xilinx Doc. (February 2011), http://www.xilinx.com
NIST, Data Encryption Standard (DES) (FIPS PUB 46-3), National Institute of Standards and Technology (October 1999)
Curtin, M., Dolske, J.: A brute force search of DES keyspace (May 1998), http://www.interhack.net/pubs/des-key-crack/
Kumar, S., Paar, C., Pelzl, J., Pfeiffer, G., Schimmler, M.: Copacobana a cost-optimized special-purpose hardware for code-breaking. In: Proc. of the 14th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM) (April 2006)
NIST, Advanced Encryption Standard (AES) (FIPS PUB 197), National Institute of Standards and Technology (November 2001)
Opencores.org, Twofish - Project: Twofish Core, OPENCORES (February 2002), http://opencores.org
Kretzschmar, U., Astarloa, A., Lazaro, J., Jimenez, J., Zuloaga, A.: An Automatic Experimental Set-up for Robustness Analysis of Designs Implemented on SRAM FPGAs. In: International Symposium on System on Chip (SoC) (November 2011)
Kretzschmar, U., Astarloa, A., Lazaro, J., Bidarte, U., Jimenez, J.: Robustness Analysis of Different AES Implementations on SRAM Based FPGAs. In: Intl. Conf. on Reconfigurable Computing and FPGAs (ReConFig) (December 2011)
Xilinx Corp., Xilinx-5 FPGA Configuration User Guide, Xilinx Documentation (August 2010), http://www.xilinx.com
Xilinx Corp., iMPACT User Guide, Xilinx Docu. (January 2002), http://www.xilinx.com
Tetraedre Sarl, Auvernier, TCDG - DES cryptographic module (September 2010), http://www.tetraedre.com/advanced/index.php
Satyanarayana, H.: AES128 - Project: aes_crypto_core, OPENCORES (December 2004), http://opencores.org
Chapman, K.: Virtex-5 SEU Critical Bit Information Extending the capability of the Virtex-5 SEU Controller, Xilinx Documentation SEU lounge (February 2010), http://www.xilinx.com
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kretzschmar, U., Astarloa, A., Lázaro, J. (2013). SEU Resilience of DES, AES and Twofish in SRAM-Based FPGA. In: Brisk, P., de Figueiredo Coutinho, J.G., Diniz, P.C. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2013. Lecture Notes in Computer Science, vol 7806. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-36812-7_4
Download citation
DOI: https://doi.org/10.1007/978-3-642-36812-7_4
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-36811-0
Online ISBN: 978-3-642-36812-7
eBook Packages: Computer ScienceComputer Science (R0)