SEU Resilience of DES, AES and Twofish in SRAM-Based FPGA

  • Uli Kretzschmar
  • Armando Astarloa
  • Jesús Lázaro
Part of the Lecture Notes in Computer Science book series (LNCS, volume 7806)


Cryptographic algorithms play an important role in a broad range of applications. Block cipher algorithms represent a popular choice in many products and applications, where data needs to be handled in a secure way. The wide application of the Data Encryption Standard (DES) or its successor the Advanced Encryption Standard (AES) show evidence for the adequacy of these ciphers, which is based on their security combined with a high data throughput. There are many studies analysing and comparing different attributes of block cipher algorithms, like implementation efficiency or security against attacks. The main contribution of this work is the evaluation of the SEU resilience of different algorithms by applying a SEU injection flow on FPGA implementations of three popular block ciphers.


Block Cipher Advance Encryption Standard Fault Injection Data Encryption Standard Mean Time Between Failure 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Xilinx Corp., Considerations Surrounding Single Event Effects in FPGAs, and Processors, Xilinx Doc. (March 2012),
  2. 2.
    Xilinx Corp., Device reliability report, fourth quarter 2010, Xilinx Doc. (February 2011),
  3. 3.
    NIST, Data Encryption Standard (DES) (FIPS PUB 46-3), National Institute of Standards and Technology (October 1999)Google Scholar
  4. 4.
    Curtin, M., Dolske, J.: A brute force search of DES keyspace (May 1998),
  5. 5.
    Kumar, S., Paar, C., Pelzl, J., Pfeiffer, G., Schimmler, M.: Copacobana a cost-optimized special-purpose hardware for code-breaking. In: Proc. of the 14th IEEE Symp. on Field-Programmable Custom Computing Machines (FCCM) (April 2006)Google Scholar
  6. 6.
    NIST, Advanced Encryption Standard (AES) (FIPS PUB 197), National Institute of Standards and Technology (November 2001)Google Scholar
  7. 7., Twofish - Project: Twofish Core, OPENCORES (February 2002),
  8. 8.
    Kretzschmar, U., Astarloa, A., Lazaro, J., Jimenez, J., Zuloaga, A.: An Automatic Experimental Set-up for Robustness Analysis of Designs Implemented on SRAM FPGAs. In: International Symposium on System on Chip (SoC) (November 2011)Google Scholar
  9. 9.
    Kretzschmar, U., Astarloa, A., Lazaro, J., Bidarte, U., Jimenez, J.: Robustness Analysis of Different AES Implementations on SRAM Based FPGAs. In: Intl. Conf. on Reconfigurable Computing and FPGAs (ReConFig) (December 2011)Google Scholar
  10. 10.
    Xilinx Corp., Xilinx-5 FPGA Configuration User Guide, Xilinx Documentation (August 2010),
  11. 11.
    Xilinx Corp., iMPACT User Guide, Xilinx Docu. (January 2002),
  12. 12.
    Tetraedre Sarl, Auvernier, TCDG - DES cryptographic module (September 2010),
  13. 13.
    Satyanarayana, H.: AES128 - Project: aes_crypto_core, OPENCORES (December 2004),
  14. 14.
    Chapman, K.: Virtex-5 SEU Critical Bit Information Extending the capability of the Virtex-5 SEU Controller, Xilinx Documentation SEU lounge (February 2010),

Copyright information

© Springer-Verlag Berlin Heidelberg 2013

Authors and Affiliations

  • Uli Kretzschmar
    • 1
  • Armando Astarloa
    • 1
  • Jesús Lázaro
    • 1
  1. 1.Department of Electronics and TelecommunicationsUniversity of the Basque Country UPV/EHUBilbaoSpain

Personalised recommendations