Abstract
In this paper we present a novel multi-processor architecture for concurrent execution of programs that follow the Globally Asynchronous Locally Synchronous (GALS) formal model of computation. Programs are specified using the SystemJ concurrent programming language, suitable for modeling heterogeneous embedded applications that contain reactive and control driven parts and interact with the external environment. The proposed architecture is based on separating the control-driven and data-driven operations and executing them on distinct cores that support both types of operations, implemented as two modes within the single processor core. Each core can switch between two modes without any overhead. The core as the basic building block of the multiprocessor extends Java Optimized Processor (JOP), suitable for data-driven transformational operations, with control-oriented constructs that implement concurrency, reactivity, and control flow in SystemJ. Experimental evaluation over a range of benchmarks shows significant performance improvements over the existing platforms developed for the execution of the SystemJ program.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Malik, A., Salcic, Z., Roop, P.S., Girault, A.: SystemJ: A GALS language for system level design. Comput. Lang. Syst. Struct. 36(4), 317–344 (2010)
Berry, G.: The semantics of pure Esterel (1993)
Hoare, C.A.R.: Communicating sequential processes. Prentice-Hall, Inc. (1985)
Nadeem, M., Biglari-Abhari, M., Salcic, Z.: JOP-Plus - A processor for efficient execution of Java programs extended with GALS concurrency. In: 17th Asia and South Pacific Design Automation Conference (ASP-DAC), January 30-February 2, pp. 17–22 (2012)
Gruian, F., Roop, P., Salcic, Z., Radojevic, I.: The SystemJ approach to system-level design. In: Proceedings of the fourth ACM and IEEE International Conference on Formal Methods and Models for Co-Design, MEMOCODE 2006, pp. 149–158 (2006)
Schoeberl, M.: A Java processor architecture for embedded real-time systems. Elsevier Journal of Systems Architecture 42(1-2), 265–286 (2008)
Nadeem, M., Biglari-Abhari, M., Salcic, Z.: RJOP - A customized Java processor for reactive embedded systems. In: 48th ACM/EDAC/IEEE Design Automation Conference (DAC), pp. 1038–1043 (June 2011)
Malik, A., Salcic, Z., Roop, P.S.: SystemJ compilation using the tandem virtual machine approach. ACM Trans. Des. 14(3), 34:1–34:37 (2009)
Nadeem, M., Biglari-Abhari, M., Salcic, Z.: GALS-JOP: A Java embedded processor for GALS reactive programs. In: IEEE Ninth International Conference on Dependable, Autonomic and Secure Computing (DASC), pp. 292–299 (December 2011)
Pitter, C., Schoeberl, M.: A real-time Java chip-multiprocessor. ACM Trans. Embed. Comput. Syst. 10(1), 9:1–9:34 (2010)
Schoeberl, M.: JOP Reference Handbook: Building Embedded Systems with a Java Processor (2009)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Nadeem, M., Park, H., Li, Z., Biglari-Abhari, M., Salcic, Z. (2013). GALS-CMP: Chip-Multiprocessor for GALS Embedded Systems. In: Kubátová, H., Hochberger, C., Daněk, M., Sick, B. (eds) Architecture of Computing Systems – ARCS 2013. ARCS 2013. Lecture Notes in Computer Science, vol 7767. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-36424-2_13
Download citation
DOI: https://doi.org/10.1007/978-3-642-36424-2_13
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-36423-5
Online ISBN: 978-3-642-36424-2
eBook Packages: Computer ScienceComputer Science (R0)