Abstract
The progressive scaling of CMOS technology towards nanometre sizes has made the implementation of highly integrated systems for the wireless communication systems possible. Additionally, higher speed, lower power consumption and area reduction has been reached. Due to the high-density integration needs, as well as to low cost fabrication, RF applications, such as the LC-voltage controlled oscillator (LC-VCO), are usually implemented in CMOS technology. The complexity of designing LC-VCOs has lead to the development of several design methodologies. This chapter introduces an optimization based methodology for the design of LC-VCOs, where its efficiency is granted by the use of analytical models to characterize the active and passive elements’ behaviour.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Razavi, B.: RF Microelectronics. Prentice Hall (1998)
Masu, K., Ishihara, N., Nakayama, N., Sato, T., Amakawa, S.: Physical design challenges to nano-CMOS circuits. IEICE Electronics Express 6, 703–720 (2009)
Pereira, P., Fino, M.H., Coito, F., Ventim-Neves, M.: RF integrated inductor modeling and its application to optimization-based design. Analog Integrated Circuits and Signal Processing (2011) (in press), doi:10.1007/s10470-011-9682-x
Pereira, P., Fino, M.H., Coito, F., Ventim-Neves, M.: ADISI- An efficient tool for the automatic design of integrated spiral inductors. In: The IEEE International Conference on Electronics Circuits and Systems, Hammamet, Tunisia (2009)
Pereira, P., Fino, M.H.: CMOS delay and power estimation for deep submicrometer technologies using EKV model. In: The International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design, Erfurt, Germany (2008)
Gutierrez, I., Meléndez, J., Hernández, E.: Design and characterization of integrated varactors for RF applications. John Wiley & Sons (2007)
Machado, G., Enz, C., Bucher, M.: Estimating key parameters in the EKV MOST model for analogue design and simulation. In: The IEEE International Symposium on Circuits and Systems, Seattle, Washington, USA (1995)
Enz, C., Krummenacher, F., Vittoz, E.: An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications. Analog Integrated Circuits and Signal Process. 8(1), 83–114 (1995)
Bucher, M., Lallement, C., Enz, C.: An efficient parameter extraction methodology for the EKV MOST model. In: The IEEE International Conference on Microelectronic Test Structures, Trento, Italy (1996)
Bucher, M., Lallement, C., Enz, C., Krummenacher, F.: Accurate MOS modelling for analog circuit simulation using the EKV model. In: The IEEE International Symposium on Circuits and Systems, Trento, Italy (1996)
Stefanovic, D., Kayal, M.: Structured analog CMOS design. Springer (2008)
Bucher, M., Lallement, C., Enz, C., Théodoloz, F., Krummenacher, F.: The EPFL-EKV MOSFET model equations for simulation, Version 2.6 (1998)
Bremer, J., Peikert, T., Mathis, W.: Analytical inversion-mode varactor modeling based on the EKV model and its application to RF VCO design. In: The International Conference on Mixed Design of Integrated Circuits and Systems, Wrocław, Poland (2010)
Prégaldiny, F., Lallement, C., Mathiot, D.: A simple efficient model of parasitic capacitances of deep-submicron LDD MOSFETs. Journal of Solid-State Electronics 46(12), 2191–2198 (2002)
Shrivastava, R., Fitzpatrick, K.: A simple model for the overlap capacitance of a VLSI MOS device. IEEE Transactions on Electron. Devices 29(12), 1870–1875 (1982)
Cao, Y., Groves, R.A., Zamdmer, N.D., Plouchart, J.O., Wachnik, R.A., Xuejue, H., King, T.J., Chenming, H.Y.: Frequency-independent equivalent-circuit model for on-chip spiral inductors. IEEE Journal of Solid-State Circuits 38(3), 419–426 (2003)
Mohan, S., del Mar Hershenson, M., Boyd, S., Lee, T.: Simple accurate expressions for planar spiral inductances. IEEE Journal of Solid-State Circuits 34(10), 1419–1424 (1999)
Wong, S.C., Lee, G.Y., Ma, D.J.: Modeling of interconnect capacitance, delay, and crosstalk in VLSI. IEEE Transactions on Semiconductor Manufacturing 13(1), 108–111 (2000)
Sia, C.B., Yeo, K.S., Goh, W.L., Swe, T.N., Ma, J.G., Do, M.A., Lin, J.S., Chan, L.: A Simple and Scalable Model for Spiral Inductors on Silicon. In: The International Conference on Modeling and Simulation of Microsystems, South Carolina, USA (2001)
Pereira, P., Fino, H., Coito, F.V., Ventim-Neves, M.: Optimization-Based Design of Nano-CMOS LC-VCOs. In: Camarinha-Matos, L.M., Shahamatnia, E., Nunes, G. (eds.) DoCEIS 2012. IFIP AICT, vol. 372, pp. 453–464. Springer, Heidelberg (2012)
Hajimiri, A., Lee, T.: A general theory of phase noise in electrical oscillators. IEEE Journal of Solid-State Circuits 33, 179–194 (1998)
Pereira, P., Fino, M.H., Ventim-Neves, M.: RF Varactor Design Based on Evolutionary Algorithms. In: The International Conference Mixed Design of Integrated Circuits and Systems, Warsaw, Poland (2012)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Pereira, P., Fino, H., Fakhfakh, M., Coito, F., Ventim-Neves, M. (2013). LC-VCO Design Challenges in the Nano-Era. In: Fakhfakh, M., Tlelo-Cuautle, E., Castro-Lopez, R. (eds) Analog/RF and Mixed-Signal Circuit Systematic Design. Lecture Notes in Electrical Engineering, vol 233. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-36329-0_16
Download citation
DOI: https://doi.org/10.1007/978-3-642-36329-0_16
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-36328-3
Online ISBN: 978-3-642-36329-0
eBook Packages: EngineeringEngineering (R0)