Abstract
A technology-dependent optimization for PAL-based devices based on the analysis of a graph of outputs is proposed. This approach is oriented to area optimization of a combinational block of FSM. The essence of optimization is the process of searching for appropriate multi-output implicants that can be shared by several functions. The presented approach uses an original method for illustrating a minimized form of a multi-output Boolean function. The result of multi-output minimization is represented by a graph of outputs. This graph describes groups of multiple-output implicants, which can be implemented by shared PAL-based cells.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Kania, D.: Efficient Technology Mapping Method for PAL-Based Devices. In: Adamski, M., Barkalov, A., Węgrzyn, M. (eds.) Design of Digital Systems and Devices. LNEE, vol. 79, pp. 145–163. Springer, Heidelberg (2011)
Anderson, J., Brown, S.: Technology mapping for large complex PLDs. In: Proceedings of Design Automation Conference, DAC 1998, pp. 698–703 (1998)
Bolton, M.: Digital Systems Design with Programmable Logic. Addison-Wesley Publishing Company (1990)
Chen, S., Hwang, T., Liu, C.: A technology mapping algorithm for CPLD architectures. In: IEEE International Conference on Field-Programmable Technology, Hong Kong, pp. 204–210 (2002)
Ciesielski, M., Yang, S.: PLADE: a two-stage PLA decomposition. IEEE Transactions on Computer-Aided Design 11(8), 943–954 (1992)
De Micheli, G.: Synthesis and optimization of digital circuits. McGraw-Hill Inc. (1994)
Hasan, Z., Hurison, D., Ciesielski, M.: A fast partitioning method for PLA-based FPGAs. IEEE Design and Test of Computers 9(4), 34–39 (1992)
Kania, D.: A technology mapping algorithm for PAL-based devices using multi-output function graphs. In: Proceedings of 26th Euromicro Conference, pp. 146–153. IEEE Computer Society Press, Maastricht (2000)
Kania, D.: The logic synthesis for the PAL-based CPLDs. Silesian University of Technology, Gliwice (2004) (in Polish)
Sharma, K.: Programmable Logic Handbook, PLDs, CPLDs, & FPGAs. McGraw-Hill (1998)
Wang, L., Almaini, A.: Optimisation of Reed-Muller PLA implementations circuits. IEE Proceedings on Devices and Systems 149, 119–128 (2002)
Yan, K.: Practical logic synthesis for CPLDs and FPGAs with PLA-style logic blocks. In: Proceedings of the ASP-DAC, pp. 231–234 (2001)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Czerwinski, R., Kania, D. (2013). Area Optimization Based on Graphs of Outputs. In: Finite State Machine Logic Synthesis for Complex Programmable Logic Devices. Lecture Notes in Electrical Engineering, vol 231. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-36166-1_5
Download citation
DOI: https://doi.org/10.1007/978-3-642-36166-1_5
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-36165-4
Online ISBN: 978-3-642-36166-1
eBook Packages: EngineeringEngineering (R0)