Skip to main content

Definitions and Basic Properties

  • Chapter
  • 1432 Accesses

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 231))

Abstract

This chapter presents basic definitions used in two-valued logic. The theory of finite state machines is also included. The structure of complex programmable logic devices is presented with example configurations.When the number of implicants exceeds the number of terms, product term expansion is needed. A review of different methods of product term expansion is presented. Finally, the technology dependent logic synthesis is signaled by means of a few examples.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Altera, MAX 7000A Programmable Logic Device / MAX 3000A Programmable Logic Device Family (2002/2003)

    Google Scholar 

  2. Anderson, J., Brown, S.: Technology mapping for large complex PLDs. In: Proceedings of Design Automation Conference, DAC 1998, pp. 698–703 (1998)

    Google Scholar 

  3. Atmel, Highperformance EPLD ATF1500A(L) / ATF2500C CPLD Family Datasheet (1999/2003)

    Google Scholar 

  4. Bolton, M.: Digital Systems Design with Programmable Logic. Addison-Wesley Publishing Company (1990)

    Google Scholar 

  5. Kaviani, A., Brown, S.: Technology mapping issues for an FPGA with lookup tables and PLA-like blocks. In: Proceedings of the 2000 ACM/SIGDA Eighth International Symposium on Field Programmable Gate Arrays, pp. 60–66 (2000)

    Google Scholar 

  6. Kim, J., Byun, S., Kim, H.: Development of technology mapping algorithm for CPLD under time constraint. In: 6th International Conference on VLSI and CAD, ICVC 1999, pp. 411–414 (1999)

    Google Scholar 

  7. Lattice, ispMACH 4A CPLD Family / ispXPLD 5000MX Family/ispMACH 4000V/B/C/Z Family (2003/2004)

    Google Scholar 

  8. MCNC, LGSynth’91 benchmarks. Collaborative Benchmarking Laboratory, Department of Computer Science at North Carolina State University (1991), http://www.cbl.ncsu.edu:16080/benchmarks/LGSynth91/

  9. Sharma, K.: Programmable Logic Handbook, PLDs, CPLDs, & FPGAs. McGraw-Hill (1998)

    Google Scholar 

  10. Xilinx, XC9500 In-System Programmable CPLD Family (1999)

    Google Scholar 

  11. Yang, S.: Logic Synthesis and Optimization Benchmarks User Guide. Microelectronic Center of North Carolina, version 3.0 edn. (1991)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Robert Czerwinski .

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer-Verlag Berlin Heidelberg

About this chapter

Cite this chapter

Czerwinski, R., Kania, D. (2013). Definitions and Basic Properties. In: Finite State Machine Logic Synthesis for Complex Programmable Logic Devices. Lecture Notes in Electrical Engineering, vol 231. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-36166-1_2

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-36166-1_2

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-36165-4

  • Online ISBN: 978-3-642-36166-1

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics