Skip to main content
SpringerLink
Log in
Book cover

CCF National Conference on Computer Engineering and Technology

NCCET 2012: Computer Engineering and Technology pp 67–74Cite as

ADL and High Performance Processor Design

  • Conference paper

  • 1025 Accesses

Part of the book series: Communications in Computer and Information Science ((CCIS,volume 337))

Abstract

Architecture Description Language (ADL) can model many computer related problems and is widely used in software and hardware design. When used in processor design, lots of institutes and companies use ADL as processor quick prototype design language and use it to generate processor simulator, test-benches and compiler utilities. This paper analyzes and compares three processor description languages. We also give the disadvantages of modern ADL when used in high performance processor design and give some suggestions for further ADL development.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Barbacci, M.R.: Instruction set processor specifications (isps): The notation and its applications. IEEE Trans. Comput. 30(1), 24–40 (1981)

    Google Scholar 

  2. Abrar, S.S.: Advances in SoC and Processor Modeling Methodologies, http://www.design-reuse.com/articles/20577/soc-processor-modeling-methodologies.html

  3. Mishra, P., Dutt, N.: Processor Description Languages-Applications and Methodologies. Morgan Kaufmann Publisher (2008) ISBN 978-0-12-374287-2

    Google Scholar 

  4. Marwedel, P.: The mimola design system: Tools for the design of digital processors. In: Proceedings of the 21st Design Automation Conference, DAC 1984, pp. 587–593. IEEE (1984)

    Google Scholar 

  5. Fauth, A., Van Praet, J., Freericks, M.: Describing instruction set processors using nML. In: Proceeding of European Design and Test Conference, ED&TC 1995, pp. 503–507 (1995)

    Google Scholar 

  6. Zivojnovic, V., Pees, S., Meyr, H.: LISA-machine description language and generic machine model for HW/SW co-design. In: Proceeding of VLSI Signal Processing, IX, pp. 127–136 (1996)

    Google Scholar 

  7. http://www.bluespec.com/hardwaremodels/hardwaremodels.html

  8. Halambi, A., Grun, P., Ganesh, V., Khare, A., Dutt, N., Nicolau, A.: EXPRESSION: a language for architecture exploration through compiler/simulator retargetability. In: Proceedings of the Conference on Design, Automation and Test in Europe, DATE 1999. ACM, New York (1999)

    Google Scholar 

  9. Itoh, M., Higaki, S., Sato, J., Shiomi, A., Takeuchi, Y., Kitajima, A., Imai, M.: PEAS-III: An ASIP design environment. In: Proc. IEEE International Conference on Computer Design, VLSI in Computers & Processors (ICCD 2000), pp. 430–436 (September 2000)

    Google Scholar 

  10. TIE - The Fast Path to High Performance Embedded SOC Processing, http://www.tensilica.com/products/literature-docs/white-papers/tie-the-fast-path.html

  11. Smeda, A., Oussalah, M., Khammaci, T.: MADL: Meta Architecture Description Language. In: Proceedings of the Third ACIS Int’l Conference on Software Engineering Research, Management and Applications (SERA 2005). IEEE Computer Society, Washington, DC (2005)

    Google Scholar 

  12. Pastel, R.: Describing vliw architectures using a domain specific language. Master’s thesis, Michigan Technological University (2001)

    Google Scholar 

  13. ArchC - The Architecture Description Language, http://archc.sourceforge.net/

  14. Fischer, D., Teich, J., Weper, R., Kastens, U., Thies, M.: Design space characterization for architecture/compiler co-exploration. In: Proceedings of the 2001 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES 2001), pp. 108–115. ACM, New York (2001)

    Google Scholar 

  15. Gorjiara, B., Reshadi, M., Chandraiah, P., Gajski, D.: Generic netlist representation for system and PE level design exploration. In: Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2006), pp. 282–287. ACM, New York (2006)

    Google Scholar 

  16. Siska, C.: A processor description language supporting retargetable multi-pipeline dsp program development tools. In: Proc. ISSS (December 1998)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. School of Computer Science, National University of Defense Technology, ChangSha, Chine

    Liu Yang, Xiaoqiang Ni, Yusong Tan & Hengzhu Liu

Authors
  1. Liu Yang
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Xiaoqiang Ni
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Yusong Tan
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Hengzhu Liu
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. School of Computer Science, national University of Defense Technology, 410073, Changsha, Hunan, P.R. China

    Weixia Xu

  2. School of Computer Science, National University of Defense Technology, 410073, Changsha, Hunan, P.R. China

    Liquan Xiao , Pingjing Lu  & Jinwen Li ,  & 

  3. School of Computer Sciende, National University of Defense Technology, 410073, Changsha, Hunan, P.R. China

    Chengyi Zhang

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Yang, L., Ni, X., Tan, Y., Liu, H. (2013). ADL and High Performance Processor Design. In: Xu, W., Xiao, L., Lu, P., Li, J., Zhang, C. (eds) Computer Engineering and Technology. NCCET 2012. Communications in Computer and Information Science, vol 337. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-35898-2_8

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-35898-2_8

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-35897-5

  • Online ISBN: 978-3-642-35898-2

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation