Advertisement

ADL and High Performance Processor Design

  • Liu Yang
  • Xiaoqiang Ni
  • Yusong Tan
  • Hengzhu Liu
Part of the Communications in Computer and Information Science book series (CCIS, volume 337)

Abstract

Architecture Description Language (ADL) can model many computer related problems and is widely used in software and hardware design. When used in processor design, lots of institutes and companies use ADL as processor quick prototype design language and use it to generate processor simulator, test-benches and compiler utilities. This paper analyzes and compares three processor description languages. We also give the disadvantages of modern ADL when used in high performance processor design and give some suggestions for further ADL development.

Keywords

ADL High-Performance Processor Design PML 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Barbacci, M.R.: Instruction set processor specifications (isps): The notation and its applications. IEEE Trans. Comput. 30(1), 24–40 (1981)CrossRefGoogle Scholar
  2. 2.
    Abrar, S.S.: Advances in SoC and Processor Modeling Methodologies, http://www.design-reuse.com/articles/20577/soc-processor-modeling-methodologies.html
  3. 3.
    Mishra, P., Dutt, N.: Processor Description Languages-Applications and Methodologies. Morgan Kaufmann Publisher (2008) ISBN 978-0-12-374287-2Google Scholar
  4. 4.
    Marwedel, P.: The mimola design system: Tools for the design of digital processors. In: Proceedings of the 21st Design Automation Conference, DAC 1984, pp. 587–593. IEEE (1984)Google Scholar
  5. 5.
    Fauth, A., Van Praet, J., Freericks, M.: Describing instruction set processors using nML. In: Proceeding of European Design and Test Conference, ED&TC 1995, pp. 503–507 (1995)Google Scholar
  6. 6.
    Zivojnovic, V., Pees, S., Meyr, H.: LISA-machine description language and generic machine model for HW/SW co-design. In: Proceeding of VLSI Signal Processing, IX, pp. 127–136 (1996)Google Scholar
  7. 7.
  8. 8.
    Halambi, A., Grun, P., Ganesh, V., Khare, A., Dutt, N., Nicolau, A.: EXPRESSION: a language for architecture exploration through compiler/simulator retargetability. In: Proceedings of the Conference on Design, Automation and Test in Europe, DATE 1999. ACM, New York (1999)Google Scholar
  9. 9.
    Itoh, M., Higaki, S., Sato, J., Shiomi, A., Takeuchi, Y., Kitajima, A., Imai, M.: PEAS-III: An ASIP design environment. In: Proc. IEEE International Conference on Computer Design, VLSI in Computers & Processors (ICCD 2000), pp. 430–436 (September 2000)Google Scholar
  10. 10.
    TIE - The Fast Path to High Performance Embedded SOC Processing, http://www.tensilica.com/products/literature-docs/white-papers/tie-the-fast-path.html
  11. 11.
    Smeda, A., Oussalah, M., Khammaci, T.: MADL: Meta Architecture Description Language. In: Proceedings of the Third ACIS Int’l Conference on Software Engineering Research, Management and Applications (SERA 2005). IEEE Computer Society, Washington, DC (2005)Google Scholar
  12. 12.
    Pastel, R.: Describing vliw architectures using a domain specific language. Master’s thesis, Michigan Technological University (2001)Google Scholar
  13. 13.
    ArchC - The Architecture Description Language, http://archc.sourceforge.net/
  14. 14.
    Fischer, D., Teich, J., Weper, R., Kastens, U., Thies, M.: Design space characterization for architecture/compiler co-exploration. In: Proceedings of the 2001 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES 2001), pp. 108–115. ACM, New York (2001)CrossRefGoogle Scholar
  15. 15.
    Gorjiara, B., Reshadi, M., Chandraiah, P., Gajski, D.: Generic netlist representation for system and PE level design exploration. In: Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2006), pp. 282–287. ACM, New York (2006)CrossRefGoogle Scholar
  16. 16.
    Siska, C.: A processor description language supporting retargetable multi-pipeline dsp program development tools. In: Proc. ISSS (December 1998)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2013

Authors and Affiliations

  • Liu Yang
    • 1
  • Xiaoqiang Ni
    • 1
  • Yusong Tan
    • 1
  • Hengzhu Liu
    • 1
  1. 1.School of Computer ScienceNational University of Defense TechnologyChangShaChina

Personalised recommendations