Advertisement

Design and Implementation of Dynamically Reconfigurable Token Coherence Protocol for Many-Core Processor

  • Chuan Zhou
  • Yuzhuo Fu
  • Jiang Jiang
  • Xing Han
  • Kaikai Yang
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 337)

Abstract

To efficiently maintain cache coherence in a many-core processor remains a big challenge today. Traditional protocols either offer low cache miss latency (like snoopy protocol) or not depending on bus-like interconnects (like directory protocol). Recently, Token Coherence has been proposed to capture the main characteristic of traditional protocols. However, since Token Coherence relies on broadcast-based transient request and inefficient persistent request, it is only suitable for small system. In order to make Token Coherence be scalable in many-core architectures, in this paper we introduce a dynamically reconfigurable mechanism to Token Coherence. Basing on sub-net, this mechanism can significantly reduce the average execution time and communication cost in 16-core processor. Therefore, this dynamically reconfigurable mechanism makes Token Coherence applicable in many-core architecture.

Keywords

cache coherence token coherence dynamically reconfigurable sub-netting 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Hammond, L., et al.: A single-chip multiprocessor. IEEE Computer 30(9), 79–85 (1997)CrossRefGoogle Scholar
  2. 2.
    Olukotun, K., et al.: The case for a single-chip multiprocessor. ASPLOS, 2–11 (1996)Google Scholar
  3. 3.
    Xu, Y., Du, Y., Zhang, Y., Yang, J.: A composite and scalable cache coherence protocol for large scale CMPs. In: Proceedings of the International Conference on Supercomputing, pp. 285–294 (2011)Google Scholar
  4. 4.
    Kumar, R., Mattson, T.G., Pokam, G., Wijngaart, R.: The case for Message Passing on Many-core Chips. University of Illinois Champaign-Urbana Technical Report, UILU-ENG-10-2203 (2010)Google Scholar
  5. 5.
    Ros, A., et al.: Cache coherence protocols for Many-Core CMPs. In: Parallel and Distributed Computing (2010)Google Scholar
  6. 6.
    Matin, M.: Token Coherence. University of Wisconsin-Madison (2003)Google Scholar
  7. 7.
    Martin, M.M.K., Hill, M.D., Wood, D.A.: Token Coherence: decoupling performance and correctness. In: 30th Annual International Symposium on Computer Architecture, pp. 182–193 (2003)Google Scholar
  8. 8.
    Cuesta, B., Robles, A., Duato, J.: Switch-Based Packing Technique for Improving Token Coherence Scalability. In: Ninth International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT 2008), pp. 83–90 (2008)Google Scholar
  9. 9.
    Saez, B.C., Robles, A., Duato, J.: Efficient and Scalable Starvation Prevention Mechanism for Token Coherence. IEEE Transactions on Parallel and Distributed Systems, 1610–1623 (2011)Google Scholar
  10. 10.
    Cuesta, B., Robles, A., Duato, J.: Improving Token Coherence by Multicast Coherence Messages. In: 16th Euromicro Conference on Parallel, Distributed and Network-Based Processing (PDP 2008), pp. 269–273 (2008)Google Scholar
  11. 11.
    Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach, 4th edn. Morgan Kaufmann, San Francisco (1996)zbMATHGoogle Scholar
  12. 12.
    Wong, F.C., Martin, R.P., Arpaci-Dusseau, R.H., Wu, D.T., Culler, D.E.: Architectural requirements and scalability of the NAS Parallel Benchmarks. In: Proceedings of Supercomputing (1999)Google Scholar
  13. 13.
    Binkert, N., et al.: The gem5 simulator. SIGARCH Comput. Archit. News 39(2) (2011)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2013

Authors and Affiliations

  • Chuan Zhou
    • 1
  • Yuzhuo Fu
    • 1
  • Jiang Jiang
    • 1
  • Xing Han
    • 1
  • Kaikai Yang
    • 1
  1. 1.School of MicroelectronicsShanghai Jiao Tong UniversityShanghaiChina

Personalised recommendations