A Low-Complexity Parallel Two-Sided Jacobi Complex SVD Algorithm and Architecture for MIMO Beamforming Systems

  • Weihua Ding
  • Jiangpeng Li
  • Guanghui He
  • Jun Ma
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 337)


Singular Value Decomposition (SVD) is a very important matrix factorization technique in engineering applications. In multiple-input multiple-output (MIMO) systems, SVD is applied in transmit beamforming which provides high diversity advantages. This paper proposes a low-complexity parallel two-sided Jacobi complex SVD algorithm and architecture which are suitable for any m ×n (m ≤ 4, n ≤ 4) matrix. It performs two 2×2 complex SVD procedures in parallel, and employs master-slave CORDIC (coordinate rotation digital computer) to reduce the decomposition time. The proposed parallel algorithm for 4×4 complex SVD saves 52% decomposition time compared with the Golub-Kahan-Reinsch algorithm. Meanwhile, the Bit Error Rate (BER) performance of the proposed algorithm is almost the same with the ideal SVD.


MIMO Beamforming Two-sided Jacobi SVD Master-slave CORDIC 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Goldsmith, A.: Wireless Communications, 1st edn. The People’s Posts and Telecommunications Press, Beijing (2007)Google Scholar
  2. 2.
    Studer, C., Blosch, P., Friedli, P., Burg, A.: Matrix decomposition architecture for MIMO systems: Design and implementation trade-offs. In: Proceedings of the 41st Asilomar Conf. on Signals, Systems and Computers, pp. 1986–1990 (2007)Google Scholar
  3. 3.
    Poon, A.S.Y., Tse, D.N.C., Brodersen, R.W.: An adaptive multiantenna transceiver for slowly flat fading channels. IEEE Trans. Commun. 51, 1820–1827 (2003)CrossRefGoogle Scholar
  4. 4.
    Wang, Y., Cunningham, K., Nagvajara, P., Johnson, J.: Singular Value Decomposition Hardware for MIMO: State of the Art and Custom Design. In: IEEE Conf. on ReConFig, pp. 400–405 (2010)Google Scholar
  5. 5.
    Hemkumar, N.D., Cavallaro, J.R.: A systolic VLSI architecture for complex SVD. In: Proceedings of the 1992 IEEE International Symposium on Circuits and Systems, ISCAS 1992, pp. 1061–1064 (1992)Google Scholar
  6. 6.
    Ahmedsaid, A., Amira, A., Bouridane, A.: Improved SVD systolic array and implementation on FPGA. In: Proc. IEEE Field-Programmable Technology (FPT), pp. 35–42 (2003)Google Scholar
  7. 7.
    Senning, C., Studer, C., Luethi, P., Fichtner, W.: Hardware-efficient steering matrix computation architecture for MIMO communication systems. In: Proc. of the IEEE Int. Symp. on Circuits and Systems, pp. 304–307 (2008)Google Scholar
  8. 8.
    Perahia, E., Stacey, R.: Next Generation Wireless LANs Throughput, Robustness, and Reliability in 802.11n. Cambridge University Press, Cambridge (2008)CrossRefGoogle Scholar
  9. 9.
    Parhami, B.: Computer Arithmetic Algorithm and Hardware Designs. Oxford University Press, New York (2000)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2013

Authors and Affiliations

  • Weihua Ding
    • 1
  • Jiangpeng Li
    • 1
  • Guanghui He
    • 1
  • Jun Ma
    • 1
  1. 1.School of MicroelectronicsShanghai Jiao Tong UniversityShanghaiChina

Personalised recommendations