Design and Implementation of Dynamic Reliable Virtual Channel for Network-on-Chip

  • Peng Wu
  • Yuzhuo Fu
  • Jiang Jiang
Part of the Communications in Computer and Information Science book series (CCIS, volume 337)


Reliability issue such as soft error due to scaling IC technology, low voltage supply and heavy thermal effects, has caused fault tolerant design be a challenge for NoC(Network-on-Chip). The router is a core element of the NoC, and the virtual channel based on flip-flop which occupies most of the area is the most sensitive element to soft error of the router. Focus on this problem, a dynamic reliable virtual channel architecture is proposed in this paper. It can detect the utilization of the virtual channel to adjust physical configuration to support for no-protection, dual redundancy and TMR (triple modular redundancy) requirements in flexibility. Compared with typical TMR virtual channel design, the synthesis results show that our method can achieve several fault tolerant structures switch with near 3 times resource utilization in ideal case and only 13.8% extra area cost.


NoC reliable virtual channel dynamic structure 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Kim, J., Park, D., et al.: Design and analysis of an NoC architecture from performance, reliability and energy perspective. In: Proceedings of the 2005 ACM Symposium on Architecture for Networking and Communications Systems, pp. 173–182 (2005)Google Scholar
  2. 2.
    Owens, J.D., et al.: Research challenges for on-chip interconnection networks. IEEE Micro 27(5), 96–108 (2007)CrossRefGoogle Scholar
  3. 3.
    Gratz, P., et al.: Implementation and evaluation of on-chip network architectures. In: Computer Design, ICCD 2006, pp. 477–484 (2006)Google Scholar
  4. 4.
    Murali, S., et al.: Analysis of error recovery schemes for network on chips. Design & Test of Computers 22(5), 434–442 (2005)MathSciNetCrossRefGoogle Scholar
  5. 5.
    Chang, Y.-C., et al.: On the design and analysis of fault tolerant NoC architecture using spare routers. In: Asia and South Pacific Design Automation Conference, pp. 431–436 (2011)Google Scholar
  6. 6.
    Hu, J., Marculescu, R.: Dyad: Smart routing for network-on-chip. In: Proceedings of Design Automation Conference (DAC), pp. 260–263 (2004)Google Scholar
  7. 7.
    Pirretti, M., et al.: Fault tolerant algorithms for network-on-chip interconnect. In: Proc. Int. Symposium Very Large Scale Integrate (ISVLSI), pp. 46–51 (2004)Google Scholar
  8. 8.
    SHHSU: Design and Implementation of a router for network-on-chip. Department of Electrical Engineering National Cheng Kung University Thesis for Master of Science (2005)Google Scholar
  9. 9.
    Neishaburi, M.H., et al.: ERAVC: Enhanced reliability aware NoC router. In: Quality Electronic Design (ISQED), pp. 1–6 (2011)Google Scholar
  10. 10.

Copyright information

© Springer-Verlag Berlin Heidelberg 2013

Authors and Affiliations

  • Peng Wu
    • 1
  • Yuzhuo Fu
    • 1
  • Jiang Jiang
    • 1
  1. 1.The School of Micro ElectronicsShanghai Jiao Tong UniversityShanghaiChina

Personalised recommendations