Abstract
Communication in large scale interconnection networks can be made more efficient by designing faster routers, using larger buffers, larger number of ports and channels, but all of which incur significant overheads in hardware costs. In this paper we present a dual-port shared buffer scheme for router. The proposed scheme is based on a dynamically allocated multi queue and four-port Register File. Two physical channels share the same input buffer space. This can provide a larger available buffer space per channel when load is unbalanced among physical channels and virtual channels. We give the detailed organization of shared buffer and management of idle buffer. Result of simulation shows that the proposed method has similar performance using only 75% of the buffer size in traditional implementation and outperforms by 5% to 10% in throughput with the same size.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Peh, L.-S., Dally, W.J.: A delay model and speculative architecture for pipelined routers. In: International Symposium on High-Performance Computer Architecture, pp. 0255–0266 (2001)
Lai, M., Wang, Z., Gao, L., Lu, H., Dai, K.: A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers. In: Proceedings of the 45th Annual Design Automation Conference, DAC 2008, pp. 630–633. ACM, New York (2008)
Ni, L.M., McKinley, P.K.: A survey of wormhole routing techniques in direct networks. Computer 26(2), 62–76 (1993)
Tamir, Y., Frazier, G.L.: Dynamically-allocated multi-queue buffers for vlsi communication switches. IEEE Trans. Comput. 41(6), 725–737 (1992)
Liu, J., Delgado-Frias, J.G.: A shared self-compacting buffer for network-on-chip systems. In: Proceedings of the 49th IEEE International Midwest Symposium on Circuits and Systems, vol. 2, pp. 26–30. IEEE Press, Piscataway (2006)
Delgado-Frias, J.G., Diaz, R.: A vlsi self-compacting buffer for damq communication switches. In: Proceedings of the Great Lakes Symposium on VLSI 1998, GLS 1998, pp. 128–133. IEEE Computer Society, Washington, DC (1998)
Neishaburi, M.H., Zilic, Z.: Reliability aware noc router architecture using input channel buffer sharing. In: Proceedings of the 19th ACM Great Lakes symposium on VLSI. GLSVLSI 2009, pp. 511–516. ACM, New York (2009)
Liu, J., Delgado-Frias, J.G.: A damq shared buffer scheme for network-on-chip. In: Proceedings of the Fifth IASTED International Conference on Circuits, Signals and Systems, CSS 2007, pp. 53–58. ACTA Press, Anaheim (2007)
Dally, W., Towles, B.: Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., San Francisco (2003)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Wang, Y., Zhang, M. (2013). DAMQ Sharing Scheme for Two Physical Channels in High Performance Router. In: Xu, W., Xiao, L., Lu, P., Li, J., Zhang, C. (eds) Computer Engineering and Technology. NCCET 2012. Communications in Computer and Information Science, vol 337. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-35898-2_16
Download citation
DOI: https://doi.org/10.1007/978-3-642-35898-2_16
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-35897-5
Online ISBN: 978-3-642-35898-2
eBook Packages: Computer ScienceComputer Science (R0)