Advertisement

DAMQ Sharing Scheme for Two Physical Channels in High Performance Router

  • Yongqing Wang
  • Minxuan Zhang
Part of the Communications in Computer and Information Science book series (CCIS, volume 337)

Abstract

Communication in large scale interconnection networks can be made more efficient by designing faster routers, using larger buffers, larger number of ports and channels, but all of which incur significant overheads in hardware costs. In this paper we present a dual-port shared buffer scheme for router. The proposed scheme is based on a dynamically allocated multi queue and four-port Register File. Two physical channels share the same input buffer space. This can provide a larger available buffer space per channel when load is unbalanced among physical channels and virtual channels. We give the detailed organization of shared buffer and management of idle buffer. Result of simulation shows that the proposed method has similar performance using only 75% of the buffer size in traditional implementation and outperforms by 5% to 10% in throughput with the same size.

Keywords

interconnection network DAMQ virtual channel input buffer 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Peh, L.-S., Dally, W.J.: A delay model and speculative architecture for pipelined routers. In: International Symposium on High-Performance Computer Architecture, pp. 0255–0266 (2001)Google Scholar
  2. 2.
    Lai, M., Wang, Z., Gao, L., Lu, H., Dai, K.: A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers. In: Proceedings of the 45th Annual Design Automation Conference, DAC 2008, pp. 630–633. ACM, New York (2008)CrossRefGoogle Scholar
  3. 3.
    Ni, L.M., McKinley, P.K.: A survey of wormhole routing techniques in direct networks. Computer 26(2), 62–76 (1993)CrossRefGoogle Scholar
  4. 4.
    Tamir, Y., Frazier, G.L.: Dynamically-allocated multi-queue buffers for vlsi communication switches. IEEE Trans. Comput. 41(6), 725–737 (1992)CrossRefGoogle Scholar
  5. 5.
    Liu, J., Delgado-Frias, J.G.: A shared self-compacting buffer for network-on-chip systems. In: Proceedings of the 49th IEEE International Midwest Symposium on Circuits and Systems, vol. 2, pp. 26–30. IEEE Press, Piscataway (2006)CrossRefGoogle Scholar
  6. 6.
    Delgado-Frias, J.G., Diaz, R.: A vlsi self-compacting buffer for damq communication switches. In: Proceedings of the Great Lakes Symposium on VLSI 1998, GLS 1998, pp. 128–133. IEEE Computer Society, Washington, DC (1998)Google Scholar
  7. 7.
    Neishaburi, M.H., Zilic, Z.: Reliability aware noc router architecture using input channel buffer sharing. In: Proceedings of the 19th ACM Great Lakes symposium on VLSI. GLSVLSI 2009, pp. 511–516. ACM, New York (2009)CrossRefGoogle Scholar
  8. 8.
    Liu, J., Delgado-Frias, J.G.: A damq shared buffer scheme for network-on-chip. In: Proceedings of the Fifth IASTED International Conference on Circuits, Signals and Systems, CSS 2007, pp. 53–58. ACTA Press, Anaheim (2007)Google Scholar
  9. 9.
    Dally, W., Towles, B.: Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., San Francisco (2003)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2013

Authors and Affiliations

  • Yongqing Wang
    • 1
  • Minxuan Zhang
    • 1
  1. 1.School of Computer ScienceNational University of Defense TechnologyChangshaChina

Personalised recommendations