Advertisement

A Method of Balancing the Global Multi-mode Clock Network in Ultra-large Scale CPU

  • Zhuo Ma
  • Zhenyu Zhao
  • Yang Guo
  • Lunguo Xie
  • Jinshan Yu
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 337)

Abstract

It is a long-time discussed problem that the balancing of global multi-mode clock tree is. And there are many potential problems caused by the unbalanced clock tree, such as timing violations, density and power comsuption. In this article, an innovative balance method is opened by adopting the redundance clock mux. The basic idea of it is to maximize the reuse of the clock tree for other modes and keep the sub-clock tree within the sub-blocks unchanged. A demo chip on 40nm process has this balance skill verified, and makes the density, leakage and power comsuption deeply decreased.

Keywords

Ultra-large Scale CPU clock tree balancing multi-mode 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Xiao, L.F., Xiao, Z.G., Qian, Z.C., Jiang, Y., Huang, T., Tian, H.T., et al.: Local clock skew minimization using blockage-aware mixed tree-mesh clock network. In: 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 458–462 (2010)Google Scholar
  2. 2.
    Fu, Q., Luk, W.S., Zhao, W.Q., Chen, S.J., Zeng, X.: Local refinement method for optimizing clock tree topology. In: 7th International Conference on ASIC, ASICON 2007, pp. 1110–1113 (2007)Google Scholar
  3. 3.
    Lee, H., Paik, S.W., Shin, Y.S.: Pulse Width Allocation and Clock Skew Scheduling: Optimizing Sequential Circuits Based on Pulsed Latches. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 29(3), 355–366 (2010)CrossRefGoogle Scholar
  4. 4.
    Tsai, C.C., Lin, T.H., Tsai, S.H., Chen, H.M.: Clock planning for multi-voltage and multi-mode designs. In: 2011 12th International Symposium on Quality Electronic Design (ISQED), pp. 1–5 (2011)Google Scholar
  5. 5.
    Chen, Y.P., Wong, D.F.: An algorithm for zero-skew clock tree routing with buffer insertion. In: Proceedings of the European Design and Test Conference, ED&TC 1996, pp. 230–236 (1996)Google Scholar
  6. 6.
    Sulaiman, M.S.: A balanced clock network design algorithm for clock delay, skew, and power optimization with slew rate constraint. In: Proceedings of the IEEE International Conference on Semiconductor Electronics, ICSE 2002, pp. 62–66 (2002)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2013

Authors and Affiliations

  • Zhuo Ma
    • 1
  • Zhenyu Zhao
    • 1
  • Yang Guo
    • 1
  • Lunguo Xie
    • 1
  • Jinshan Yu
    • 1
  1. 1.School of ComputerNational University of Defense TechnologyChangshaChina

Personalised recommendations