Abstract
It is a long-time discussed problem that the balancing of global multi-mode clock tree is. And there are many potential problems caused by the unbalanced clock tree, such as timing violations, density and power comsuption. In this article, an innovative balance method is opened by adopting the redundance clock mux. The basic idea of it is to maximize the reuse of the clock tree for other modes and keep the sub-clock tree within the sub-blocks unchanged. A demo chip on 40nm process has this balance skill verified, and makes the density, leakage and power comsuption deeply decreased.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Xiao, L.F., Xiao, Z.G., Qian, Z.C., Jiang, Y., Huang, T., Tian, H.T., et al.: Local clock skew minimization using blockage-aware mixed tree-mesh clock network. In: 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 458–462 (2010)
Fu, Q., Luk, W.S., Zhao, W.Q., Chen, S.J., Zeng, X.: Local refinement method for optimizing clock tree topology. In: 7th International Conference on ASIC, ASICON 2007, pp. 1110–1113 (2007)
Lee, H., Paik, S.W., Shin, Y.S.: Pulse Width Allocation and Clock Skew Scheduling: Optimizing Sequential Circuits Based on Pulsed Latches. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 29(3), 355–366 (2010)
Tsai, C.C., Lin, T.H., Tsai, S.H., Chen, H.M.: Clock planning for multi-voltage and multi-mode designs. In: 2011 12th International Symposium on Quality Electronic Design (ISQED), pp. 1–5 (2011)
Chen, Y.P., Wong, D.F.: An algorithm for zero-skew clock tree routing with buffer insertion. In: Proceedings of the European Design and Test Conference, ED&TC 1996, pp. 230–236 (1996)
Sulaiman, M.S.: A balanced clock network design algorithm for clock delay, skew, and power optimization with slew rate constraint. In: Proceedings of the IEEE International Conference on Semiconductor Electronics, ICSE 2002, pp. 62–66 (2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Ma, Z., Zhao, Z., Guo, Y., Xie, L., Yu, J. (2013). A Method of Balancing the Global Multi-mode Clock Network in Ultra-large Scale CPU. In: Xu, W., Xiao, L., Lu, P., Li, J., Zhang, C. (eds) Computer Engineering and Technology. NCCET 2012. Communications in Computer and Information Science, vol 337. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-35898-2_1
Download citation
DOI: https://doi.org/10.1007/978-3-642-35898-2_1
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-35897-5
Online ISBN: 978-3-642-35898-2
eBook Packages: Computer ScienceComputer Science (R0)