Advertisement

PRO3D, Programming for Future 3D Manycore Architectures: Project’s Interim Status

  • Christian Fabre
  • Iuliana Bacivarov
  • Ananda Basu
  • Martino Ruggiero
  • David Atienza
  • Éric Flamand
  • Jean-Pierre Krimm
  • Julien Mottin
  • Lars Schor
  • Pratyush Kumar
  • Hoeseok Yang
  • Devesh B. Chokshi
  • Lothar Thiele
  • Saddek Bensalem
  • Marius Bozga
  • Luca Benini
  • Mohamed M. Sabry
  • Yusuf Leblebici
  • Giovanni De Micheli
  • Diego Melpignano
Chapter
Part of the Lecture Notes in Computer Science book series (LNCS, volume 7542)

Abstract

PRO3D tackles two important 3D technologies, that are Through Silicon Via (TSV) and liquid cooling, and investigates their consequences on stacked architectures and entire software development. In particular, memory hierarchies are being revisited and the thermal impact of software on the 3D stack is explored. As a key result, a software design flow based on the rigorous assembly of software components and monitoring of the thermal integrity of the 3D stack has been developed. After 30 months of research, PRO3D proposes a complete tool-chain for 3D manycore, that integrates state-of-the-art tools ranging from system-level formal specification and 3D exploration, to actual programming and runtime control on the 3D system. Current efforts are directed towards extensive experiments on an industrial embedded manycore platform.

Keywords

Multicore System Liquid Cool Design Space Exploration Instruction Cache Globally Asynchronous Locally Synchronous 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Aly, S., Mostafa, M., Coskun, A.K., Atienza Alonso, D.: Fuzzy Control for Enforcing Energy Efficiency in High-Performance 3D Systems. In: Proceedings of the 2010 International Conference on Computer-Aided Design, ICCAD 2010, New York (2010)Google Scholar
  2. 2.
    Basu, A., Bozga, M., Sifakis, J.: Modeling Heterogeneous Real-time Systems in BIP. In: Software Engineering and Formal Methods SEFM 2006 Proceedings, pp. 3–12. IEEE Computer Society Press (2006)Google Scholar
  3. 3.
    Basu, A., Bensalem, S., Bozga, M., Combaz, J., Jaber, M., Nguyen, T.H., Sifakis, J.: Rigorous component-based design using the BIP framework. IEEE Software, Special Edition – Software Components: Beyond Programming 28(3), 41–48 (2011)Google Scholar
  4. 4.
    Benini, L., Bertozzi, D., Bogliolo, A., Menichelli, F., Olivieri, M.: MPARM: Exploring the Multi-Processor SoC Design Space with SystemC. J. VLSI Signal Process. 41(2), 169–182 (2005)CrossRefGoogle Scholar
  5. 5.
    Benini, L., Flamand, E., Fuin, D., Melpignano, D.: P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator. In: Rosenstiel, W., Thiele, L. (eds.) DATE 2012, pp. 983–987. IEEE (March 2012)Google Scholar
  6. 6.
    Bortolotti, D., Paterna, F., Pinto, C., Marongiu, A., Ruggiero, M., Benini, L.: Exploring instruction caching strategies for tightly-coupled shared-memory clusters. In: Int. Symp. on Systems-on-Chip (2011)Google Scholar
  7. 7.
    Bourgos, P., Basu, A., Bozga, M., Bensalem, S., Sifakis, J., Huang, K.: Rigorous system level modeling and analysis of mixed HW/SW systems. In: Proceedings of MEMOCODE, pp. 11–20. IEEE/ACM (2011)Google Scholar
  8. 8.
    Brunschwiler, T., et al.: Interlayer cooling potential in vertically integrated packages. Microsyst. Technol. 15(1), 57–74 (2009)CrossRefGoogle Scholar
  9. 9.
    Burns, A.: Scheduling hard real-time systems: a review. Softw. Eng. J. 6, 116–128 (1991)CrossRefGoogle Scholar
  10. 10.
    Coskun, A.K., et al.: Utilizing predictors for efficient thermal management in multiprocessor socs. IEEE Transactions on CAD 28(10), 1503–1516 (2009)CrossRefGoogle Scholar
  11. 11.
    Haid, W., Keller, M., Huang, K., Bacivarov, I., Thiele, L.: Generation and calibration of compositional performance analysis models for multi-processor systems. In: Proc. Intl Conference on Systems, Architectures, Modeling and Simulation, SAMOS, pp. 92–99. IEEE, Samos (2009)Google Scholar
  12. 12.
    Huang, K., Haid, W., Bacivarov, I., Keller, M., Thiele, L.: Embedding formal performance analysis into the design cycle of MPSoCs for real-time streaming applications. ACM Trans. Embed. Comput. Syst. 11(1), 8:1–8:23 (2012), http://doi.acm.org/10.1145/2146417.2146425
  13. 13.
    Joven, J., Marongiu, A., Angiolini, F., Benini, L., De Micheli, G.: Exploring programming model-driven QoS support for noc-based platforms. In: 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS, pp. 65–74 (October 2010)Google Scholar
  14. 14.
    Kumar, P., Thiele, L.: Timing analysis on a processor with temperature-controlled speed scaling. In: Proc. IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS. IEEE Computer, Beijing (2012)Google Scholar
  15. 15.
    Lee, E., Messerschmitt, D.: Synchronous data flow. Proceedings of the IEEE 75(9), 1235–1245 (1987)CrossRefGoogle Scholar
  16. 16.
    Leon, A., et al.: A power-efficient high-throughput 32-thread SPARC processor. In: ISSCC, vol. 42(1), pp. 7–16 (2007)Google Scholar
  17. 17.
    Marongiu, A., Benini, L.: An OpenMP compiler for efficient use of distributed scratchpad memory in MPSoCs. IEEE Transactions on Computers PP(99), 1 (2010)Google Scholar
  18. 18.
    Marongiu, A., Burgio, P., Benini, L.: Vertical stealing: robust, locality-aware do-all workload distribution for 3D MPSoCs. In: Kathail, V., Tatge, R., Barua, R. (eds.) CASES, pp. 207–216. ACM (2010)Google Scholar
  19. 19.
    Marwedel, P., Teich, J., Kouveli, G., Bacivarov, J., Thiele, L., Ha, S., Lee, C., Xu, Q., Huang, L.: Mapping of applications to MPSoCs. In: 2011 Proceedings of the 9th International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS, pp. 109–118 (October 2011)Google Scholar
  20. 20.
    Melpignano, D., Benini, L., Flamand, E., Jego, B., Lepley, T., Haugou, G., Clermidy, F., Dutoit, D.: Platform 2012, a many-core computing accelerator for embedded SoCs: performance evaluation of visual analytics applications. In: Groeneveld, P., Sciuto, D., Hassoun, S. (eds.) DAC, pp. 1137–1142. ACM (June 2012)Google Scholar
  21. 21.
    Micheli, G.D., Pavlidis, V., Alonso, D.A., Leblebici, Y.: Design methods and tools for 3D integration. In: Proceedings of the Symposium on VLSI Technology, Kyoto, Japan, pp. 182–183 (June 2011)Google Scholar
  22. 22.
    The Multicore Association: The Multicore Communications API (MCAPITM) v2.015 (2011), http://www.multicore-association.org
  23. 23.
    NVIDIA: Next Generation CUDA Compute Architecture: Fermi, whitepaper (2010), http://www.nvidia.com
  24. 24.
    Plurality: The HyperCore Processor. Plurality Ltd. (2010), http://www.plurality.com
  25. 25.
    PRO3D – Programming for Future 3D Multicore Architectures (2010), http://pro3d.eu
  26. 26.
    Qian, H., et al.: Cyber-physical thermal management of 3D multi-core cache-processor system with microfluidic cooling. ASP Journal of Low Power Electronics 7(1), 1–12 (2011)CrossRefGoogle Scholar
  27. 27.
    Rai, D., Yang, H., Bacivarov, I., Chen, J.J., Thiele, L.: Worst-case temperature analysis for real-time systems. In: Design, Automation Test in Europe Conference Exhibition, DATE, pp. 1–6 (March 2011)Google Scholar
  28. 28.
    Ruggiero, M., Angiolini, F., Poletti, F., Bertozzi, D., Benini, L., Zafalon, R.: Scalability analysis of evolving SoC interconnect protocols. In: Int. Symp. on Systems-on-Chip, pp. 169–172 (2004)Google Scholar
  29. 29.
    Sabry, M.M., Atienza, D., Coskun, A.K.: Thermal Analysis and Active Cooling Management for 3D MPSoCs. In: Proceedings of IEEE International Symposium on Circuits and Systems, ISCAS 2011 (2011)Google Scholar
  30. 30.
    Sabry, M.M., et al.: Energy-Efficient Multi-Objective Thermal Control for Liquid-Cooled 3D Stacked Architectures. IEEE Transactions on CAD 30(12), 1883–1896 (2011)CrossRefGoogle Scholar
  31. 31.
    Sabry, M.M., Ruggiero, M., Del Valle, P.G.: Performance and energy trade-offs analysis of L2 on-chip cache architectures for embedded MPSoCs. In: Proceedings of the 20th Symposium on Great Lakes Symposium on VLSI, GLSVLSI 2010, pp. 305–310. ACM, New York (2010)CrossRefGoogle Scholar
  32. 32.
    Schor, L., Bacivarov, I., Yang, H., Thiele, L.: Fast worst-case peak temperature evaluation for real-time applications on multi-core systems. In: Proc. IEEE Latin American Test Workshop, LATW. IEEE, Quito (2012)Google Scholar
  33. 33.
    Schor, L., Bacivarov, I., Yang, H., Thiele, L.: Worst-case temperature guarantees for real-time applications on multi-core systems. In: Proc. IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS. IEEE Computer, Beijing (2012)Google Scholar
  34. 34.
    Sridhar, A., Vincenzi, A., Ruggiero, M., Brunschwiler, T., Atienza, D.: 3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling. In: 2010 IEEE/ACM International Conference on Computer-Aided Design, ICCAD, pp. 463–470 (2010)Google Scholar
  35. 35.
    Sridhar, A., Vincenzi, A., Ruggiero, M., Brunschwiler, T., Atienza, D.: Compact transient thermal model for 3D ICs with liquid cooling via enhanced heat transfer cavity geometries. In: 2010 16th International Workshop on Thermal Investigations of ICs and Systems, THERMINIC, pp. 1–6 (2010)Google Scholar
  36. 36.
    STMicroelectronics, CEA: Platform 2012 – A Manycore Programmable Accelerator for Ultra-Efficient Embedded Computing in Nanometer Technology (November 2010) (whitepaper)Google Scholar
  37. 37.
    Thiele, L., Chakraborty, S., Naedele, M.: Real-Time Calculus for Scheduling Hard Real-Time Systems. In: Proc. IEEE Int’l Symposium on Circuits and Systems, ISCAS, vol. 4, pp. 101–104 (2000)Google Scholar
  38. 38.
    Thiele, L., Schor, L., Yang, H., Bacivarov, I.: Thermal-aware system analysis and software synthesis for embedded multi-processors. In: Proc. Design Automation Conference, DAC, pp. 268–273. ACM, San Diego (2011)Google Scholar
  39. 39.
    Thiele, L., Bacivarov, I., Haid, W., Huang, K.: Mapping Applications to Tiled Multiprocessor Embedded Systems. In: Proc. Int’l Conf. on Application of Concurrency to System Design, ACSD, pp. 29–40 (2007)Google Scholar
  40. 40.
    Tindell, K.W., Burns, A., Wellings, A.J.: Allocating hard real-time tasks: an np-hard problem made easy. Real-Time Syst. 4, 145–165 (1992)CrossRefGoogle Scholar
  41. 41.
    Tuckerman, D.B., Pease, R.F.W.: High-performance heat sinking for VLSI. IEEE Electron. Device Letters 5, 126–129 (1981)CrossRefGoogle Scholar
  42. 42.
    Vincenzi, A., Sridhar, A., Ruggiero, M., Atienza, D.: Fast thermal simulation of 2D/3D integrated circuits exploiting neural networks and GPUs. In: Proceedings of the 17th IEEE/ACM International Symposium on Low-Power Electronics and Design, ISLPED 2011, pp. 151–156. IEEE Press, Piscataway (2011)Google Scholar
  43. 43.
    Wandeler, E., Thiele, L., Verhoef, M., Lieverse, P.: System architecture evaluation using modular performance analysis - a case study. Software Tools for Technology Transfer (STTT) 8(6), 649–667 (2006)CrossRefGoogle Scholar
  44. 44.
    Zanini, F., Atienza, D., Benini, L., de Micheli, G.: Thermal-Aware System-Level Modeling and Management for Multi-Processor Systems-on-Chip. In: Proceedings of IEEE International Symposium on Circuits and Systems, ISCAS 2011 (2011)Google Scholar
  45. 45.
    Zervas, M., Temiz, Y., Leblebici, Y.: Fabrication and characterization of wafer-level deep tsv arrays. In: Proceedings of 2012 Electronic Components and Technology Conference, San Diego, CA (2012)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2013

Authors and Affiliations

  • Christian Fabre
    • 1
    • 7
  • Iuliana Bacivarov
    • 3
  • Ananda Basu
    • 2
    • 7
  • Martino Ruggiero
    • 4
  • David Atienza
    • 6
  • Éric Flamand
    • 5
  • Jean-Pierre Krimm
    • 1
    • 7
  • Julien Mottin
    • 1
    • 7
  • Lars Schor
    • 3
  • Pratyush Kumar
    • 3
  • Hoeseok Yang
    • 3
  • Devesh B. Chokshi
    • 3
  • Lothar Thiele
    • 3
  • Saddek Bensalem
    • 2
    • 7
  • Marius Bozga
    • 2
    • 7
  • Luca Benini
    • 4
  • Mohamed M. Sabry
    • 6
  • Yusuf Leblebici
    • 6
  • Giovanni De Micheli
    • 6
  • Diego Melpignano
    • 5
  1. 1.CEA, LETI, Campus MinatecGrenobleFrance
  2. 2.Centre ÉquationVERIMAGGièresFrance
  3. 3.Computer Engineering and Networks LaboratoryETHZZürichSwitzerland
  4. 4.Università di BolognaBolognaItaly
  5. 5.STMicroelectronicsGrenobleFrance
  6. 6.EPFLLausanneSwitzerland
  7. 7.CRI – Centre de recherche intégrativeGièresFrance

Personalised recommendations