Abstract
Leakage power accounts for an increasingly larger portion of total power consumption in nanometer technologies. Battery powered devices remains idle for most of the time except when in use. However, since the phone remains on, it drains power from the battery. This in-turn reduces battery life. In such a situation, battery power can be saved by shutting downthe power supply to the circuit when not in operation. This paper proposes ultra-low power Carbon Nanotube Field-Effect Transistor (CNTFET) based SRAM cell to minimize static power dissipation due to leakage. A Sleep Transistor technique is applied to CNTFET based SRAM cell to reduce leakage power. This method reduces leakage power by dynamically disconnecting supply during inactive state. The 6T SRAM cell circuit using CNTFETs was simulated in HSPICE using Stanford CNFET model at 32nm technology node. The results shows that this method reduces leakage power by 31.5% compared with conventional 6T CNTFET SRAM Cell with minimal area overhead.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
International Technology Roadmap for Semiconductors by Semiconductor Industry Association (2009), http://public.itrs.net
Mutoh, S., Douseki, T., Matsuya, Y., Aoki, T., Shigematsu, S., Yamada, J.: 1-V power supply high-speed digital circuit technology with multi threshold-voltage CMOS. IEEE J. Solid-State Circuits 30(8), 847–854 (1995)
Powell, M., Yang, S.H., Falsafi, B., Roy, K., Vijaykumar, T.N.: Gated-VDD: A Circuit Technique to Reduce Leakage in Deep-submicron Cache Memories. In: International Symposium on Low Power Electronics and Design, pp. 90–95 (2000)
Kim, K.K., Nan, H., Choi, K.: Power Gating for Ultra-Low Voltage Nanometer ICs. In: IEEE ISCAS (2010)
Patil, N., Lin, A., Zhang, J., Wong, H.S.P., Mitra, S.: Digital VLSI logic technology using Carbon Nanotube FETs: Frequently Asked Questions. In: 46th ACM-IEEE Design Automation Conference, pp. 304–309 (2009)
Appenzeller, J.: Carbon Nanotubes for High-Performance Electronics—Progress and Prospect. Proc. IEEE 96(2), 201–211 (2008)
Yu, Z., Chen, Y., Nan, H., Wang, W., Choi, K.: Design of Novel Low Power 6T CNFET SRAM Cell Working in Sub-Threshold Region. In: IEEE International Conference on Electro/Information Technology (2011)
Wang, W., Choi, K.: Novel curve fitting design method for carbon nanotube SRAM cell optimization. In: IEEE International Conference on Electro/Information Technology, EIT (2010)
Kuresh, A.K., Hasan, M.: Performance comparison of CNFET- and CMOS-based 6T SRAM cell in deep submicron. Microelectronics Journal Archive 40(6), 979–982 (2009)
Lin, S., Kim, Y.-B., Lombardi, F.: A New SRAM Cell Design Using CNTFETs. In: International SoC Design Conference, vol. 1, pp. 168–171 (2008)
Lin, S., Kim, Y.B., Lombardi, F.: Design of a CNTFET-based SRAM cell by dual-chirality selection. IEEE Transactions on Nanotechnology 9(1), 30–37 (2010)
Kim, C., Roy, K.: Dynamic Vt SRAM: A Leakage Tolerant Cache Memory for Low Voltage Microprocessors. In: Proceedings of the International Symposium on Low Power Electronics and Design, USA, pp. 251–254 (2002)
Stanford University CNFET Model website, http://nano.stanford.edu/model.php?id=23
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 ICST Institute for Computer Science, Social Informatics and Telecommunications Engineering
About this paper
Cite this paper
S., R.P., Madhavi, B.K., Kishore, K.L. (2012). Low Leakage-Power SRAM Cell Design Using CNTFETs at 32nm Technology. In: Das, V.V., Stephen, J. (eds) Advances in Communication, Network, and Computing. CNC 2012. Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, vol 108. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-35615-5_24
Download citation
DOI: https://doi.org/10.1007/978-3-642-35615-5_24
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-35614-8
Online ISBN: 978-3-642-35615-5
eBook Packages: Computer ScienceComputer Science (R0)