Abstract
This paper gives the design and implementation of an image data compression method such as DCT(Discrete Cosine Transform) using vedic multiplier. This VLSI hardware can be used in practical coding systems to compress images[1]. Discrete cosine transform (DCT) is one of the most popular schemes because of its compression efficiency and small mean square error. DCT is used specially for the compression of images where tolerable degradation is accepted. In this paper, DCT modules are designed, implemented and verified using 90nm technology library using Tanner EDA. Here various individual cores are designed and connected to implement an ASIC for image compression. The Vedic multiplier in this case performs the multiplication much faster when compared to usual array multiplier approach. Due to this, the speed can be increased. Also since all the simulations and implementations are done in 90nm which is one among the deep submicron technologies, the power, area and length of interconnects taken will be less.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Rao, K.R., Yip, P.: Discrete Cosine Transform—Algorithms, Advantages, Applications. Academic Press, London (1990)
Ahmed, N., Nataranjan, T., Rao, K.R.: Discrete cosine transform. IEEE Trans. Comput. C-23(1), 90–93 (1974)
Yu, S., Swartzlander Jr., E.E.: DCT implementation with distributed arithmetic. IEEE Trans. Comput. 50(9), 985–991 (2001)
Wallace, G.K.: The JPEG still picture compression standard. Communications of the ACM 34(4), 30–44 (1991)
Cho, N.I., Lee, S.U.: Fast Algorithm and Implementation of 2-D DCT. IEEE Transactions on Circuits and Systems 38, 297 (1991)
Wallace, C.S.: A suggestion for a fast multiplier. lEE Trans. Electronic Comput. EC-3, 14–17 (1964)
Tiwari, H.D., Gankhuyag, G., Kim, C.M., Cho, Y.B.: Multiplier design based on ancient Indian Vedic Mathematics. In: Proceedings IEEE International SoC Design Cotiference, Busan, November 24-25, pp. 65–68 (2008)
Thapliyal, H., Srinivas, M.B.: High Speed Efficient N x N Bit Parallel Hierarchical Overlay Multiplier Architecture Based on Ancient Indian Vedic Mathematics. Transactions on Engineering, Computing and Technology 2 (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 ICST Institute for Computer Science, Social Informatics and Telecommunications Engineering
About this paper
Cite this paper
Yagain, D., Ashwini, Krishna, A.V. (2012). High Speed ASIC Design of DCT for Image Compression. In: Das, V.V., Stephen, J. (eds) Advances in Communication, Network, and Computing. CNC 2012. Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, vol 108. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-35615-5_1
Download citation
DOI: https://doi.org/10.1007/978-3-642-35615-5_1
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-35614-8
Online ISBN: 978-3-642-35615-5
eBook Packages: Computer ScienceComputer Science (R0)