Abstract
With the rapid development of computer industry, the number of applications has been growing rapidly. Furthermore, even one application may correspond to different application scenarios which impose different requirements on performance or power. This trend raises the following question: how to design processors that best suit millions of application scenarios? It is impractical to design a dedicated processor for each single application scenario. A better alternative is to design a general-purpose processor architecture that can generate different architecture instances on demand. This paper proposes a novel CPU architecture called Elastic Architecture (EA), which can be dynamically configured into different architecture instances to suit different application scenarios. By employing reconfigurable architecture components (instruction set, branch predictor, data path, memory hierarchy, concurrency, status & control, and so on), the EA can achieve considerable elasticities on each application, which enables the EA to meet the performance or power requirements associated with each application scenario. We validate the effectiveness of the EA on a prototype implementation called Sim-EA. We demonstrate that Sim-EA exhibits large elasticities over 26 benchmarks of SPEC CPU2000, enabling Sim-EA to reduce the average energy-delay product (EDP) by 31.14% of a fixed baseline architecture.
Chapter PDF
References
Abella, J., Gonzalez, A.: On reducing register pressure and energy in multiple-banked register files. In: ICCD (2003)
Austin, T., et al.: Simplescalar: An infrastructure for computer system modeling. Computer 35, 59–67 (2002)
Balasubramonian, R., et al.: Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures. In: MICRO-33 (2000)
Blaauw, G., Brooks Jr., F.: The structure of SYSTEM/360: Part I: Outline of the logical structure. IBM Systems Journal 3(2) (1964)
Dubach, C., et al.: A predictive model for dynamic microarchitectural adaptivity control. In: MICRO-43 (2010)
Folegnani, D., González, A.: Energy-effective issue logic. In: ISCA (2001)
Gonzalez, R., Horowitz, M.: Energy dissipation in general purpose microprocessors. IEEE Journal of Solid-State Circuits 31(9), 1277–1284 (1996)
Hoste, K., Eeckhout, L.: Microarchitecture-independent workload characterization. IEEE Micro 27(3), 63–72 (2007)
Hughes, C.J., et al.: Saving energy with architectural and frequency adaptations for multimedia applications. In: MICRO-34 (2001)
Intel, annual report (1999), http://download.intel.com/museum/archives/pdf/1999AR.pdf
Intel, annual report (2009), http://www.intc.com/intelAR2009/
Ipek, E., et al.: Core fusion: accommodating software diversity in chip multiprocessors. In: ISCA (2007)
Ipek, E., et al.: Efficiently exploring architectural design spaces via predictive modeling. In: ASPLOS-XII (2006)
Kontorinis, V., Shayan, A., Tullsen, D.M., et al.: Reducing peak power with a table-driven adaptive processor core. In: MICRO-42 (2009)
Liu, F., et al.: Understanding how off-chip memory bandwidth partitioning in chip multiprocessors affects system performance. In: HPCA (2010)
Mariani, G., et al.: An industrial design space exploration framework for supporting run-time resource management on multi-core systems. In: DATE (2010)
Quinlan, J.R.: Learning with continuous classes. In: AI (1992)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 IFIP International Federation for Information Processing
About this paper
Cite this paper
Chen, Y., Chen, T., Guo, Q., Xu, Z., Zhang, L. (2012). An Elastic Architecture Adaptable to Millions of Application Scenarios. In: Park, J.J., Zomaya, A., Yeo, SS., Sahni, S. (eds) Network and Parallel Computing. NPC 2012. Lecture Notes in Computer Science, vol 7513. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-35606-3_22
Download citation
DOI: https://doi.org/10.1007/978-3-642-35606-3_22
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-35605-6
Online ISBN: 978-3-642-35606-3
eBook Packages: Computer ScienceComputer Science (R0)