Skip to main content

New Encripting Machine Design Based on GF(24) Field Arithmatic

  • Conference paper
Computer Applications for Graphics, Grid Computing, and Industrial Environment (CGAG 2012, GDC 2012, IESH 2012)

Abstract

This paper describes how to design a Encription circuit Based on GF(24) field arithmatic. The New Multiplier circuit is compared with the binary multiplier and finding that the Galois multiplier is much faster and more economical are. Since the new endecripting circuit is much more simple than the classical design, the amount of computing for the en/decrypting algorithms is also greately reduced. We show the encryption and decription process using galois field computation in contrast to the classical en/decrypting process.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Al-qdah, M.: Simple Encription and Decription algorithm. International Journal of Computer Science and Security, IJCSS 1, 33–40 (2007)

    Google Scholar 

  2. Brauchle, J., Koetter, R.: A Systematic Reed Solomon Encoder with Arbitrary Parity positions. In: IEEE GLOBECOM 2009 Proceedings (2009)

    Google Scholar 

  3. Cury, M.L., Skjellum, A., Ward, H.L.: Accelerating Reed-Solomon coding in RAID systems with GPUs. In: IEEE International Symposium on Parallel and Distributed Processing, IPDPS 2008 (2008)

    Google Scholar 

  4. Leach, Malvino, Saha: HDL descriptions of Full Adder in the text Digital Principles and applications. In: TMH 2006 (2006)

    Google Scholar 

  5. An, H.-K.: Optimal Design of Multiplying and Dividing Circuit for Reed-Solomon ECC Codec Processor. In: Lee, G., Howard, D., Kang, J.J., Ślęzak, D. (eds.) ICHIT 2012. LNCS, vol. 7425, pp. 574–581. Springer, Heidelberg (2012)

    Chapter  Google Scholar 

  6. Payment Card Industry, Encription Decription and Key Management within secure Cryptographic Devices (September 2011)

    Google Scholar 

  7. Altera Corp., Reed Solomon Encoder reference design: 2.5G Megacore function, Application Note AN-642-1.0 (March 2011)

    Google Scholar 

  8. Pavel, P., Elyar, G.: Variable redundancy Reed-Solomon encoder, USP 8176397 (May 2012)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2012 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

An, HK. (2012). New Encripting Machine Design Based on GF(24) Field Arithmatic. In: Kim, Th., Cho, Hs., Gervasi, O., Yau, S.S. (eds) Computer Applications for Graphics, Grid Computing, and Industrial Environment. CGAG GDC IESH 2012 2012 2012. Communications in Computer and Information Science, vol 351. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-35600-1_38

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-35600-1_38

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-35599-8

  • Online ISBN: 978-3-642-35600-1

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics