Abstract
In this paper, we propose a new Distributed Run-Time Dynamic Data Manager (DRDM) to manage the dynamic data among parallel threads and to handle the dynamically incorrect data access caused by parallel execution threads efficiently. Also, we combine the concept of multi-thread speculation with the transactional memory into a new model and all the dynamic data can be managed by the DRDM. The DRDM can detect incorrect data access immediately and resolve them to keep data consistent among threads and ensure the threads do not violate the data dependences during execution dynamically. We have demonstrated that the performance of parallel applications running with the DRDM can be at least 1.4 times faster than those running in sequential and thus the DRDM can manage data and resolve incorrect data access among threads efficiently.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Herlihy, M., Eliot, J., Moss, B.: Transactional Memory: Architectural Support For Lock-free Data Structures. In: Proc. of 20th Internat. Sympos. on Computer Architecture, pp. 289–300 (1993)
Hammond, L.S.: Hydra: a chip multiprocessor with support for speculative thread-level parallelization. Stanford Univ. (2002)
Steffan, J.G.: Hardware support for thread-level speculation. Carnegie Mellon University (2003)
Baek, W., Bronson, N., Kozyrakis, C., Olukotun, K.: Making nested parallel transactions practical using lightweight hardware support. In: Proc. of 24th ACM Internat. Confer. on Supercomputing, Tsukuba, Ibaraki, Japan (2010)
Moore, K.E., Bobba, J., Moravan, M.J., Hill, M.D., Wood, D.A.: LogTM: log-based transactional memory. In: The Twelfth International Symposium on High-Performance Computer Architecture, pp. 254–265 (2006)
Hammond, L., Wong, V., Chen, M., Carlstrom, B.D., Davis, J.D., Hertzberg, B., Prabhu, M.K., Honggo, W., Kozyrakis, C., Olukotun, K.: Transactional memory coherence and consistency. In: Proceedings of 31st Annual International Symposium on Computer Architecture, pp. 102–113 (2004)
Mai, K., Paaske, T., Jayasena, N., et al.: Smart Memories: a modular reconfigurable architecture. SIGARCH Comput. Archit. News 28, 161–171 (2000)
Jou, J.M., et al.: Model-Driven Design and Generation of New Multi-Facet Arbiters: From the Design Model to the Hardware Synthesis. IEEE Transactions on CAD of Integrated Circuits and Systems 30, 1184–1196 (2011)
Bellard, F.: QEMU, a fast and portable dynamic translator. Presented at the Proceedings of the Annual Conference on USENIX Annual Technical Conference, Anaheim, CA (2005)
Chi Cao, M., JaeWoong, C., Kozyrakis, C., Olukotun, K.: STAMP: Stanford Transactional Applications for Multi-Processing. In: IEEE International Symposium on Workload Characterization, IISWC 2008, pp. 35–46 (2008)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Chang, WH., Jou, JM., Hsieh, CH., Lin, DY. (2013). A Distributed Run-Time Dynamic Data Manager for Multi-core System Parallel Execution. In: Pan, JS., Yang, CN., Lin, CC. (eds) Advances in Intelligent Systems and Applications - Volume 2. Smart Innovation, Systems and Technologies, vol 21. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-35473-1_73
Download citation
DOI: https://doi.org/10.1007/978-3-642-35473-1_73
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-35472-4
Online ISBN: 978-3-642-35473-1
eBook Packages: EngineeringEngineering (R0)