A Feed-Forward Delta-Sigma Converter for ADSL

  • Richard Gaggl
Part of the Springer Series in Advanced Microelectronics book series (MICROELECTR., volume 39)


The growing market for broadband access services is the driving force for Digital Subscriber Line (DSL) applications. As illustrated in Fig.  1.1, DSL allows for simultaneous transmission of digital data and the Plain-Old Telephone Service (POTS) signal on a single copper-pair. Among several DSL approaches the Asymmetric Digital Subscriber Line (ADSL) technology was standardized. Generally, ADSL can transport more than 8 Mbit/s from the Central Office (CO) to the customer (downstream) and more than 1 Mbit/s upstream. As shown in Table  1.1, several options were standardized such as ADSL+ to offer a higher bit-rate for downstream at the cost of reduced subscriber loop-length. Furthermore, line-testing features were introduced for performance monitoring requiring an analog bandwidth up to 1.1 MHz for the A/D-converter.


Switch Resistance Switch Capacitor Digital Subscriber Line Noise Transfer Function Output Swing 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 2.
    A.M. Abo, P.R. Gray, A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter. IEEE J. Solid-State Circuits 34(5), 599–606 (1999) CrossRefGoogle Scholar
  2. 3.
    A. Wiesbauer, J. Hauptmann, P. Laaser, Sigma delta converters in wireline communications, in Proceedings of 11th Workshop on Advances in Analog Circuit Design (AACD), Spa, Belgium (2002) Google Scholar
  3. 18.
    I. Marocco, A noise model platform for discrete-time sigma-delta A/D converters in VLSI design. Technical report, Diploma thesis at Politecnico di Bari, 2001; diploma thesis of colaboration between Infineon and Politecnico di Bari, Tutor: R. Gaggl Google Scholar
  4. 42.
    P. Pessl, R. Gaggl, J. Hohl, D. Giotta, J. Hauptmann, A four-channel ADSL2+ analog front-end for CO applications with 75 mW per channel, built in 0.13 μm CMOS. IEEE J. Solid-State Circuits 39(12), 2371–2378 (2004) CrossRefGoogle Scholar
  5. 47.
    R. Gaggl, A. Wiesbauer, G. Fritz, Ch. Schranz, P. Pessl, A 85-dB dynamic range multibit delta-sigma ADC for ADSL-CO applications in 0.18 μm CMOS. IEEE J. Solid-State Circuits 38(7), 1105–1114 (2003) CrossRefGoogle Scholar
  6. 48.
    R. Gaggl, M. Inversi, A. Wiesbauer, A power optimized 14-bit SC ΔΣ modulator for ADSL CO applications, in IEEE ISSCC Proceedings (2004), pp. 82–83 Google Scholar
  7. 54.
    R. Schreier, G. Temes, Understanding Delta-Sigma Data Converters (Wiley, Hoboken, 2005) Google Scholar
  8. 56.
    S. Norsworthy, R. Schreier, G. Temes, Delta-Sigma Data Converters: Theory, Design and Simulation (Wiley-IEEE Press, New York, 1996). ISBN 0-7803-1045-4 CrossRefGoogle Scholar
  9. 71.
    W. Sansen, Analog Design Essentials (Springer, Dordrecht, 2006) Google Scholar
  10. 72.
    W. Sansen, Laker, Design of Analog Integrated Circuits ans Systems (McGraw-Hill, New York, 1994) Google Scholar
  11. 75.
    Y. Geerts, Design of high-performance CMOS delta-sigma A/D converters. Technical report, ETAS-MICAS, K.U. Leuven, 2001; PhD thesis, Belgium, December 2001 Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2013

Authors and Affiliations

  • Richard Gaggl
    • 1
  1. 1.Design Center VillachInfineon TechnologiesVillachAustria

Personalised recommendations