Abstract
This case study describes the systematic construction of asynchronous hardware. It uses the example of an extremely dynamic architecture of a processor that adapts to the current availability of data packets and functions, as well as the varying durations of individual calculation steps.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Reisig, W. (2013). Asynchronous Hardware. In: Understanding Petri Nets. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-33278-4_21
Download citation
DOI: https://doi.org/10.1007/978-3-642-33278-4_21
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-33277-7
Online ISBN: 978-3-642-33278-4
eBook Packages: Computer ScienceComputer Science (R0)