A 100dB SFDR 0.5V pk-pk Band-Pass DAC Implemented on a Low Voltage CMOS Process

  • Brendan Mullane
  • Vincent O’Brien
Conference paper
Part of the IFIP Advances in Information and Communication Technology book series (IFIPAICT, volume 379)


Direct Digital Synthesis (DDS) systems generate fine frequency resolution signals over a broad spectrum that are used in a wide variety of applications such as multi-mode RF, communications, measurements and test. A high performance DDS band-pass Digital to Analog Converter (DAC) architecture and implementation is presented that delivers high spectral purity over a narrow-band response. The low power D/A Converter is portable to standard CMOS processes and designed to achieve over 100dB narrow-band SFDR performance using Sigma-Delta (∑ Δ) modulation and multi-bit current steering techniques. A 3rd order digital ∑ Δ modulator is combined with a 4th order digital Dynamic Element Matching (DEM) block to shape the noise while calibrating for process mismatch variations. A low silicon area output stage is used to deliver a high performance specification.


DDS Digital to Analog Converter Band-Pass DAC Static Mismatch Noise-shaping DEM 


  1. 1.
    Baird, R.T., Fiez, T.S.: Linearity enhancement of multibit ΔΣ A/D and D/A converters using data weighted averaging. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 42, 753–762 (1995)CrossRefGoogle Scholar
  2. 2.
    Haiqing, L., Schreier, R.: A bandpass mismatch-shaped multi-bit ∑ Δ switched-capacitor DAC using butterfly shuffler. In: 1999 IEEE International Solid-State Circuits Conference, ISSCC 1999, Digest of Technical Papers, pp. 58–59 (1999)Google Scholar
  3. 3.
    Galton, I.: Spectral shaping of circuit errors in digital-to-analog converters. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 44, 808–817 (1997)CrossRefGoogle Scholar
  4. 4.
    Schreier, R., Zhang, B.: Noise-shaped multibit D/A convertor employing unit elements. Electronics Letters 31, 1712–1713 (1995)CrossRefGoogle Scholar
  5. 5.
    Lavzin, A., Kozak, M., Friedman, E.G.: A higher-order mismatch-shaping method for multi-bit Sigma-Delta Modulators. In: 2008 IEEE International SOC Conference, pp. 267–270 (2008)Google Scholar
  6. 6.
    Gagnon, G., MacEachern, L.: Continuous Compensation of Binary-Weighted DAC Nonlinearities in Bandpass Delta-Sigma Modulators. In: IEEE International Symposium on Circuits and Systems, ISCAS 2007, pp. 253–256 (2007)Google Scholar
  7. 7.
    Fujimori, I., Longo, L., Hairapetian, A., Seiyama, K., Kosic, S., Jun, C., Shu-Lap, C.: A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8x times oversampling ratio. IEEE Journal of Solid-State Circuits 35, 1820–1828 (2000)CrossRefGoogle Scholar
  8. 8.
    Risbo, L., Hezar, R., Kelleci, B., Kiper, H., Fares, M.: A 108dB-DR 120dB-THD and 0.5Vrms output audio DAC with inter-symbol-interference-shaping algorithm in 45nm CMOS. In: 2011 IEEE International Solid-State Circuits Conference, Digest of Technical Papers (ISSCC), February 20-24, pp. 484–485 (2011)Google Scholar
  9. 9.
    Clara, M., Wiesbauer, A., Klatzer, W.: Nonlinear distortion in current-steering D/A-converters due to asymmetrical switching errors. In: Proceedings of the 2004 International Symposium on Circuits and Systems, ISCAS 2004, vol. 1, pp. I-285–I-288 (2004)Google Scholar
  10. 10.
    Luh, L., Choma Jr., J., Draper, J.: A high-speed fully differential current switch. In: 1998 IEEE International Conference on Electronics, Circuits and Systems, vol. 3, pp. 343–346 (1998)Google Scholar
  11. 11.
    Myderrizi, I., Zeki, A.: A high-speed swing reduced driver suitable for current-steering digital-to-analog converters. In: European Conference on Circuit Theory and Design, ECCTD 2009, pp. 635–638 (2009)Google Scholar
  12. 12.
    Pelgrom, M.J.M., Duinmaijer, A.C.J., Welbers, A.P.G.: Matching properties of MOS transistors. IEEE Journal of Solid-State Circuits 24, 1433–1439 (1989)CrossRefGoogle Scholar
  13. 13.
    Nguyen, K., Bandyopadhyay, A., Adams, B., Sweetland, K., Baginski, P.: A 108 dB SNR, 1.1 mW Oversampling Audio DAC With A Three-level DEM Technique. IEEE Journal of Solid-State Circuits 43, 2592–2600 (2008)CrossRefGoogle Scholar
  14. 14.
    Shui, T., Schreier, R., Hudson, F.: Mismatch shaping for a current-mode multibit delta-sigma DAC. IEEE Journal of Solid-State Circuits 34, 331–338 (1999)CrossRefGoogle Scholar

Copyright information

© IFIP International Federation for Information Processing 2012

Authors and Affiliations

  • Brendan Mullane
    • 1
  • Vincent O’Brien
    • 1
  1. 1.Microelectronics Competence Centre Ireland (MCCI), Department of Electronic and Computer EngineeringUniversity of LimerickLimerickIreland

Personalised recommendations