Abstract
Transient error is a critical issue in nano scale devices. The potential replacement technologies for CMOS circuits, such as Carbon Nano-Tube Field Effect Transistor (CNTFET) based circuits and Quantum Cellular Automata (QCA), are further scaled down below 20nm. This results in computations performed in lower energy levels than CMOS, making them more vulnerable to transient errors. This paper therefore investigates the performance of inevitable error mitigating schemes such as the Concurrent Error Detection (CED) over binary Galois Fields (GF) in CNTFETs and QCA. The results are then compared with their CMOS equivalents which are believed to be the first reported attempt to the best of the authors’ knowledge. A QCA based GF multiplier layout has been presented as well. The detailed experimental analysis of CMOS with CNTFET design proves that the emerging technologies perform better for error tolerant designs in terms of area, power, and delay as compared to its CMOS equivalent.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Crocker, M., Sharon Hu, X., Niemier, M.: Defects and Faults in QCA-Based PLAs. ACM Journal on Emerging Technologies in Computing Systems 5(2), Article 8 (2009)
Ma, X., Lombardi, F.: Fault Tolerant Schemes for QCA Systems. In: IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, pp. 236–244. IEEE (2008)
Dalui, M., Sen, B., Sikdar, B.K.: Fault Tolerant QCA Logic Design With Coupled Majority-Minority Gate. International Journal of Computer Applications 1(29), 90–96 (2010)
Pradhan, D.K.: A Theory of Galois Switching Functions. IEEE Trans. Computers 27(3), 239–248 (1978)
Poolakkaparambil, M., Mathew, J., Jabir, A., Pradhan, D.K.: BCH Code Based Multiple Bit Error Correction in Finite Field Multiplier Circuits. In: Proc. IEEE/ACM Int. Symp. Quality Electronic Design (ISQED 2011), pp. 1–6 (2011)
Alves, N.: State-of-the-art techniques for Detecting Transient Errors in Electrical Circuits. IEEE Potentials, 30–35 (2011)
Masoleh, A.R., Hasan, M.A.: Low Complexity Bit Parallel Architectures for Polynomial Basis Multiplication over GF(2m). IEEE Trans. Computers 53(8), 45–959 (2004)
Ratnapal, G.B., Williams, R.D., Blalock, T.N.: An On-Chip Signal Suppression Countermeasure to Power Analysis Attacks. IEEE Trans. Dependable Sec. Comput. 1(3), 179–189 (2004)
Wakerly, J.F.: Microcomputer reliability improvement using triple-modular redundancy. IEEE Proceedings 64, 889–895 (1976)
Wu, K., Kari, R., Kuznetsov, G., Gossel, M.: Low Cost Concurrent Error Detection for the Advanced Encryption Standard. In: Proceedings of the International Test Conference, pp. 1242–1248 (2004)
Keren, O.: One to Many: Context Oriented Code for Concurrent Error Detection. Journal of Electronic Testing 26(3), 337–353 (2010)
Mathew, J., Jabir, A.M., Rahman, H., Pradhan, D.K.: Single Error Correctable Bit Parallel Multipliers Over GF(2m). IET Comput. Digit. Tech. 3(3), 281–288 (2008)
Lin, S., Kim, Y.B., Lombardi, F.: CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits. IEEE Trans. Nanotechnology 10(2), 217–225 (2011)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Poolakkaparambil, M., Mathew, J., Jabir, A. (2012). Fault Resilient Galois Field Multiplier Design in Emerging Technologies. In: Mathew, J., Patra, P., Pradhan, D.K., Kuttyamma, A.J. (eds) Eco-friendly Computing and Communication Systems. ICECCS 2012. Communications in Computer and Information Science, vol 305. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-32112-2_28
Download citation
DOI: https://doi.org/10.1007/978-3-642-32112-2_28
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-32111-5
Online ISBN: 978-3-642-32112-2
eBook Packages: Computer ScienceComputer Science (R0)