Abstract
Local and global communication between computing cores is an essential problem of efficient parallel computations in many–core massively parallel systems based on many Chip Multi–Processor (CMP) modules interconnected by global networks. The paper presents new methods for data communication inside and between CMP modules. At the level of data communication between CMP modules a special network implements communication between CMP module external shared memories with simultaneous reads on the fly to L2 data caches and main memories of CMP modules. Similar mechanism improves local communication between shared memory modules and data caches inside CMPs.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Owens, J.D., et al.: Research Challenges for On-Chip Interconnection Networks. IEEE MICRO, 96–108 (September-October 2007)
Kundu, S., Peh, L.S.: On-Chip Interconnects for Multicores. IEEE MICRO, 3–5 (September-October 2007)
Ye, T.T., et al.: Packetization and routing analysis of on-chip multiprocessor networks. Journal of Systems Architecture 50, 81–104 (2004)
Kumar, R., Zyuban, V., Tullsen, D.M.: Interconnections in Multi–Core Architectures: Understanding Mechanisms, Overheads and Scaling. SIGARCH Computer Architecture News 33(2) (May 2005)
Wu, X., Taylor, V., Lively, C., Sharkawi, S.: Performance Analysis and Optimization of Parallel Scientific Applications on CMP Cluster Systems. Scalable Computing: Practice and Experience 10(1) (2009)
Chi, Z., Xin, Y., Srinivasan, A.: Processor affinity and MPI performance on SMP-CMP clusters. In: Parallel and Distributed Processing, Workshops and Phd Forum, IPDPSW 2010, April 19-23, pp. 1–8. IEEE CS Press (2010)
Shen, J.-S., Hsiung, P.-A. (eds.): Dynamic Reconfigurable Network-on-Chip Design, Innovations for Computational Processing and Communication. IGI Global (2010)
Milenkovic, A., Milutinovic, V.: Cache Injection: A Novel Technique for Tolerating Memory Latency in Bus-Based SMPs. In: Bode, A., Ludwig, T., Karl, W.C., Wismüller, R. (eds.) Euro-Par 2000. LNCS, vol. 1900, pp. 558–566. Springer, Heidelberg (2000)
Tudruj, M., Maśko, Ł.: Dynamic SMP Clusters with Communication on the Fly in NoC Technology for Very Fine Grain Computations. In: ISPDC 2004, Cork, pp. 97–104. IEEE CS Press (July 2004)
Tudruj, M., Maśko, Ł.: Towards Massively Parallel Computations Based on Dynamic SMP Clusters wih Communication on the Fly. In: ISPDC 2005, Lille, France, pp. 155–162. IEEE CS Press (July 2005)
Tudruj, M., Maśko, Ł.: Dynamic SMP Clusters with Communication on the Fly in SoC Technology Applied for Medium-Grain Parallel Matrix Multiplication. In: PDP 2007, Naples, Italy, pp. 270–277. IEEE CS Press (February 2007)
Laskowski, E., Maśko, Ł., Tudruj, M., Thor, M.: Program Execution Control in a Multi CMP Module System with a Look-Ahead Configured Global Network. In: ISPDC 2009, Lisbon, pp. 193–204. IEEE CS Press (July 2009)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Tudruj, M., Maśko, Ł. (2012). Data Transfers on the Fly for Hierarchical Systems of Chip Multi-Processors. In: Wyrzykowski, R., Dongarra, J., Karczewski, K., Waśniewski, J. (eds) Parallel Processing and Applied Mathematics. PPAM 2011. Lecture Notes in Computer Science, vol 7203. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-31464-3_6
Download citation
DOI: https://doi.org/10.1007/978-3-642-31464-3_6
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-31463-6
Online ISBN: 978-3-642-31464-3
eBook Packages: Computer ScienceComputer Science (R0)