Advertisement

A Time-Frequency Aware Cochlear Implant: Algorithm and System

  • Songping Mai
  • Yixin Zhao
  • Chun Zhang
  • Zhihua Wang
Part of the Lecture Notes in Computer Science book series (LNCS, volume 7368)

Abstract

A time-frequency aware (TFA) cochlear implant system and its speech processing strategy (TFA-CIS) are presented in this paper. The system is built upon an implanted low-power digital signal processor (THUCIDSP). And the TFA-CIS strategy takes advantages of the time-frequency aware wavelet packet (WP) filter bank (FB) and WP envelope detector. The joint use of the DSP hardware and the TFA strategy gives birth to a very low power cochlear implant system. Implementation result shows that the complexity of the new TFA-CIS algorithm is 1.82 million instructions per second (MIPS) with db1 wavelet base, and the power dissipation of the DSP is 2.11mW @1.8V, 3MHz.

Keywords

Cochlear Implant CIS Wavelet Packet DSP 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Loizou, P.: Speech processing in vocoder-centric cochlear implants. In: Moller, A. (ed.) Cochlear and Brainstem Implants. Adv. Otorhinolaryngol, vol. 64, pp. 109–143. Basel, Karger (2006)Google Scholar
  2. 2.
    Zhang, C.: Design of cochlear implant and a study of speech processing algorithms. Ph.D. dissertation, Tsinghua University, Beijing, China (2000)Google Scholar
  3. 3.
    Georgiou, J., Toumazou, C.: A 126-μW Cochlear Chip for a Totally Implantable System. IEEE J. Solid-State Circuits 40, 430–443 (2005)CrossRefGoogle Scholar
  4. 4.
    Sarpeshkar, R., Salthouse, C., Sit, J.J., Baker, M.W., Zhak, S.M., Lu, T., Turicchia, L., Balster, S.: An ultra-low-power programmable analog bionic ear processor. IEEE Trans. on Biomedical Eng. 52, 711–727 (2005)CrossRefGoogle Scholar
  5. 5.
    Sarpeshkar, R., Salthouse, C., et al.: An ultra-low-power programmable analog bionic ear processor. IEEE Transactions on Biomedical Engineering 52(4), 711–727 (2005)CrossRefGoogle Scholar
  6. 6.
    Mai, S., Zhang, C., Dong, M., Wang, Z.: A Cochlear System with Implant DSP. In: IEEE International Conference on Acoustics, Speech, and Signal Processing, pp. V125–V128 (2006)Google Scholar
  7. 7.
    Mai, S., Zhang, C., Chao, J., Wang, Z.: Design and Implementation of a DSP with Multi-level Low Power Strategies for Cochlear Implants. High Technology Letters 15(2), 141–146 (2009)Google Scholar
  8. 8.
    Zhao, Y., Chao, J., Mai, S.P., Zhang, C.: Verification Techniques Imposed upon Design of a Standard Cell Based DSP Dedicated to Cochlear Implant. In: IEEE International Conference for ASIC (2007)Google Scholar
  9. 9.
    Mai, S., Zhang, C., Zhao, Y., Chao, J., Wang, Z.: An Application-Specific Memory Partitioning Method for Low Power. In: IEEE International Conference for ASIC (2007)Google Scholar
  10. 10.
    Wilson, B.S., Finley, C.C., Lawson, D.T.: Better speech recognition with cochlear implants. Nature 352, 236–238 (1991)CrossRefGoogle Scholar
  11. 11.
    Geurts, L., Wouters, J.: Coding of the fundamental frequency in continuous interleaved sampling processors for cochlear implants. J. Acoust. Soc. Am. 109, 713–726 (2001)CrossRefGoogle Scholar
  12. 12.
    Tong, Y.C., Clark, G.M., Blamey, P.J., Busby, P.A., Dowell, R.C.: Psychophysical studies for 2 multiple-channel cochlear implant patients. J. Acoust. Soc. Am. 71, 153–160 (1982)CrossRefGoogle Scholar
  13. 13.
    Shannon, R.V.: Multichannel electrical stimulation of the auditory nerve in man. I. Basic psychophysics. Hear. Res. 11, 157–189 (1983)CrossRefGoogle Scholar
  14. 14.
    Daubechies, I.: Ten Lectures on wavelets. CBMS-NSF Series in Applied Mathematics, vol. 61. SIAM Publications, Philadelphia (1992)zbMATHCrossRefGoogle Scholar
  15. 15.
    Zhang, C., Wang, Z.H., Li, D.M., Dong, M.: A multi-mode and multi-channel cochlear implant. In: Proc. of IEEE ICSP 2004, vol. 3, pp. 2237–2240 (2004)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2012

Authors and Affiliations

  • Songping Mai
    • 1
  • Yixin Zhao
    • 1
  • Chun Zhang
    • 1
  • Zhihua Wang
    • 1
  1. 1.Lab. of Integrated Circuits and Systems Design, Graduate School at ShenzhenTsinghua UniversityShenzhenChina

Personalised recommendations