Embedded Real-Time Video Processing System on FPGA

  • Yahia Said
  • Taoufik Saidani
  • Fethi Smach
  • Mohamed Atri
  • Hichem Snoussi
Part of the Lecture Notes in Computer Science book series (LNCS, volume 7340)


Image Processing algorithms implemented in hardware have emerged as the most viable solution for improving the performance of image processing systems. The introduction of reconfigurable devices and high level hardware programming languages has further accelerated the design of image processing in FPGA.

This paper briefly presents the design of Sobel edge detector system on FPGA. The design is developed in System Generator and integrated as a dedicated hardware peripheral to the Microblaze 32 bit soft RISC processor with the EDK embedded system. The input comes from a live video acquired from a CMOS camera and the detected edges are displayed on a DVI display screen.


Sobel Edge detector Real Time Microblaze Processor Field Programmable Gate Arrays (FPGA) Embedded Development Kit (EDK) System Generator (SysGen) 


  1. 1.
    Crookes, D.: Design and implementation of a high level programming environment for FPGA-based image processing. IEE Proceedings on Vision, Image, and Signal Processing  147(4), 377 (2000)CrossRefGoogle Scholar
  2. 2.
    Rao, D.V., Patil, S., Babu, N.A., Muthukuma, V.: Implementation and Evaluation of Image Processing Algorithms on Reconfigurable Architecture using C-based Hardware Descriptive Languages. International Journal of Theoretical and Applied Computer Sciences 1(1), 9–34 (2006)Google Scholar
  3. 3.
    Neoh, H., Hazanchuk, A.: Adaptive Edge Detection for Real-Time Video Processing using FPGAs. Global Signal Processing (2004)Google Scholar
  4. 4.
    Spartan-3A DSP FPGA Video Starter Kit user Guide,
  5. 5.
    Xilinx Inc. Embedded System Tools Reference Manual,
  6. 6.
    Xilinx System Generator user Guide,
  7. 7.
    MicroBlaze soft processor,
  8. 8.
    Senal, H.G.: Gradient Estimation Using Wide Support Operators. IEEE Transaction on Image Processing 18(4) (April 2009)Google Scholar
  9. 9.
    Mallet, J.: Updated Starter Kit Speeds Video Development. Xell Journal (67), 18–21 (2009)Google Scholar
  10. 10.
    Hutchings, B., Villasenor, J.: The Flexibility of Configurable Computing. IEEE Signal Processing Magazine 15, 67–84 (1998)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2012

Authors and Affiliations

  • Yahia Said
    • 1
  • Taoufik Saidani
    • 1
  • Fethi Smach
    • 2
  • Mohamed Atri
    • 1
  • Hichem Snoussi
    • 3
  1. 1.Laboratory of Electronics and Microelectronics (EμE), Faculty of Sciences MonastirFSM UniversityTunisia
  2. 2.Active NetworksCourtaboeuf CedexFrance
  3. 3.Institut Charles Delaunay ICD, UMR STMR 6279Universite de technologie de TroyesTroyes CedexFrance

Personalised recommendations