Towards Hardware Implementation of INDECT Block Cipher
This paper presents the first steps towards hardware implementation of INDECT Block Cipher (IBC) — a new symmetric block cipher invented in INDECT project. Currently, end-users can encrypt or decrypt single files by the software implementation of IBC but migration to hardware allows to speed up the encryption and decryption processes. In the paper, the authors describe software and hardware environments (Xilinx Spartan platform and System Generator environment) where the implementation is performed. Also, the models of IBC encryptor and decryptor developed in System Generator environment are presented in detail. Additionally, some considerations and propositions of Concurrent Error Detection in the hardware IBC architecture are described. Beside the descriptions of the main achievements, future development and next steps towards final hardware implementation are also considered.
Keywordssecurity hardware implementation symmetric cryptography block ciphers INDECT Block Cipher
Unable to display preview. Download preview PDF.
- 1.INDECT Project, http://www.indect-project.eu
- 2.Niemiec, M., Machowski, Ł., Święty, M., Dudek, J., Romański, Ł., Stoianov, N.: D8.3 Specification of new constructed block cipher and evaluation of its vulnerability to errors. INDECT Project Deliverable (2010)Google Scholar
- 5.Fernandez-Gomez, S., Rodriguez-Andina, J.J., Mandado, E.: Concurrent Error Detection in Block Ciphers. In: Proc. IEEE Int. Test Conf., Atlantic City, NJ, pp. 979–984 (2000)Google Scholar
- 6.Xilinx webpage. Spartan-3A/3AN FPGA Starter Kit: Board User Guide, version 1.1 (2008)Google Scholar