Advertisement

Towards Hardware Implementation of INDECT Block Cipher

  • Marcin Niemiec
  • Jakub Dudek
  • Łukasz Romański
  • Marcin Święty
Part of the Communications in Computer and Information Science book series (CCIS, volume 287)

Abstract

This paper presents the first steps towards hardware implementation of INDECT Block Cipher (IBC) — a new symmetric block cipher invented in INDECT project. Currently, end-users can encrypt or decrypt single files by the software implementation of IBC but migration to hardware allows to speed up the encryption and decryption processes. In the paper, the authors describe software and hardware environments (Xilinx Spartan platform and System Generator environment) where the implementation is performed. Also, the models of IBC encryptor and decryptor developed in System Generator environment are presented in detail. Additionally, some considerations and propositions of Concurrent Error Detection in the hardware IBC architecture are described. Beside the descriptions of the main achievements, future development and next steps towards final hardware implementation are also considered.

Keywords

security hardware implementation symmetric cryptography block ciphers INDECT Block Cipher 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
  2. 2.
    Niemiec, M., Machowski, Ł., Święty, M., Dudek, J., Romański, Ł., Stoianov, N.: D8.3 Specification of new constructed block cipher and evaluation of its vulnerability to errors. INDECT Project Deliverable (2010)Google Scholar
  3. 3.
    Dudek, J., Machowski, Ł., Romański, Ł., Święty, M.: Software Implementation of New Symmetric Block Cipher. In: Dziech, A., Czyżewski, A. (eds.) MCSS 2011. CCIS, vol. 149, pp. 216–224. Springer, Heidelberg (2011)CrossRefGoogle Scholar
  4. 4.
    De, K., Natarajan, C., Nair, D., Banerjee, P.: RSYN: A System for Automated Synthesis of Reliable Multilevel Circuits. IEEE Trans. VLSI 2, 186–195 (1994)CrossRefGoogle Scholar
  5. 5.
    Fernandez-Gomez, S., Rodriguez-Andina, J.J., Mandado, E.: Concurrent Error Detection in Block Ciphers. In: Proc. IEEE Int. Test Conf., Atlantic City, NJ, pp. 979–984 (2000)Google Scholar
  6. 6.
    Xilinx webpage. Spartan-3A/3AN FPGA Starter Kit: Board User Guide, version 1.1 (2008)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2012

Authors and Affiliations

  • Marcin Niemiec
    • 1
  • Jakub Dudek
    • 1
  • Łukasz Romański
    • 1
  • Marcin Święty
    • 1
  1. 1.AGH University of Science and TechnologyKrakowPoland

Personalised recommendations