Skip to main content

Implementing AES and Serpent Ciphers in New Generation of Low-Cost FPGA Devices

  • Conference paper
  • 902 Accesses

Part of the book series: Advances in Intelligent and Soft Computing ((AINSC,volume 170))

Abstract

New generations of FPGA devices that are being continuously developed provide the designers with extended capabilities and create new options for implementation of contemporary ciphers. This work presents implementations of the two best algorithms of the AES contest – Rijndael and Serpent – in Spartan-6 devices from Xilinx and compares them with equivalent effects that were obtained in architectures of the previous generation. The included results allow for evaluation of implementation cost vs. efficiency in contemporary FPGA chips for these two cryptographic algorithms and also provide some conclusions about how the situation changes with development of new, more powerful programmable architectures.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Anderson, R., Biham, E., Knudsen, L.: Serpent: A Proposal for the Advanced Encryption Standard. In: The First Advanced Encryption Standard (AES) Candidate Conference, Ventura, California, August 20–22 (1998), http://www.cl.cam.ac.uk/~rja14/serpent.html (accessed March 2012)

  2. Anderson, R., Biham, E., Knudsen, L.: Serpent and Smartcards. In: Quisquater, J.-J., Schneier, B. (eds.) CARDIS 1998. LNCS, vol. 1820, pp. 246–253. Springer, Heidelberg (2000)

    Google Scholar 

  3. Anderson, R., Biham, E., Knudsen, L.: The Case for Serpent. In: Third AES Candidate Conference (AES3), New York, USA, April 13–14 (2000), http://csrc.nist.gov/archive/aes/index.html (accessed March 2012)

  4. Chu, P.P.: RTL Hardware Design Using VHDL. John Wiley & Sons, New Jersey (2006)

    Book  Google Scholar 

  5. Gaj, K., Chodowiec, P.: Comparison of the hardware performance of the AES candidates using reconfigurable hardware. In: Third AES Candidate Conference (AES3), New York, USA, April 13–14 (2000), http://csrc.nist.gov/archive/aes/index.html (accessed March 2012)

  6. Krukowski, Ł., Sugier, J.: Designing AES cryptographic unit for automatic implementation in low-cost FPGA devices. Int. J. Critical Computer Based Systems 3(1/2/3), 104–116 (2010)

    Article  Google Scholar 

  7. Lázaro, J., Astarloa, A., Arias, J.R., Bidarte, U., Cuadrado, C.: High Throughput Serpent Encryption Implementation. In: Becker, J., Platzner, M., Vernalde, S. (eds.) FPL 2004. LNCS, vol. 3203, pp. 996–1000. Springer, Heidelberg (2004)

    Chapter  Google Scholar 

  8. Liberatori, M., Otero, F., Bonadero, J.C., Castineira, J.: AES-128 Cipher. High Speed, Low Cost FPGA Implementation. In: Proc. Third Southern Conference on Programmable Logic, Mar del Plata. IEEE Comp. Soc. Press, Argentina (2007)

    Google Scholar 

  9. Mroczkowski, P.: Implementation of the block cipher Rijndael using Altera FPGA. Military University of Technology, Warsaw (2000)

    Google Scholar 

  10. National Institute of Standards and Technology, Specification for the Advanced Encryption Standard (AES). Federal Information Processing Standards Publication 197 (2001), http://csrc.nist.gov/publications/PubsFIPS.html (accessed March 2012)

  11. Osvik, D.A.: Speeding up Serpent. In: Third AES Candidate Conference (AES3), New York, USA, April 13–14 (2000), http://csrc.nist.gov/archive/aes/index.html (accessed March 2012)

  12. Piwko, K.: Hardware implementation of cryptographic algorithms in programmable logic devices. Dissertation for M.Sc. degree, Wrocław University of Technology, Faculty of Electronics (2010)

    Google Scholar 

  13. RSA Laboratories, DES Challenges (1997-1999), http://www.rsa.com

  14. Sugier, J.: Low-cost hardware implementation of Serpent cipher in programmable devices. In: Monographs of System Dependability Technical Approach to Dependability, vol. 3, pp. 159–172. Publishing House of Wrocław University of Technology (2010)

    Google Scholar 

  15. Sugier, J.: Implementing Serpent cipher in field programmable gate arrays. In: The 5th International Conference on Information Technology, ICIT 2011, Amman, Jordan, May 11-13, pp. 91–96 (2011)

    Google Scholar 

  16. Wójcik, M.: Effective implementation of Serpent algorithm. Dissertation for M.Sc. degree, Faculty of Electronics and Information Technology, Warsaw University of Technology (2007)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Jarosław Sugier .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Sugier, J. (2013). Implementing AES and Serpent Ciphers in New Generation of Low-Cost FPGA Devices. In: Zamojski, W., Mazurkiewicz, J., Sugier, J., Walkowiak, T., Kacprzyk, J. (eds) Complex Systems and Dependability. Advances in Intelligent and Soft Computing, vol 170. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-30662-4_18

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-30662-4_18

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-30661-7

  • Online ISBN: 978-3-642-30662-4

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics