Hardware Acceleration for Measurements in 100 Gb/s Networks

Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 7279)


The paper presents the NetCOPE experimental platform for evaluation of 100 Gb/s networks. The platform consists of acceleration boards with FPGAs, FPGA firmware and control software. While the NetCOPE for 10 Gb/s networks is a mature platform, multiplying the throughput ten times brings major challenges in the platform design.


FPGA 100 Gb/s hardware acceleration Ethernet PCI Express 


  1. 1.
  2. 2.
  3. 3.
    Brelet, J.-L.: An overview of multiple cam designs in virtex family devices. Xilinx Applixation Note 201, Xilinx Inc. (1999)Google Scholar
  4. 4.
    National Research Council Committee on Academic Careers for Experimental Computer Scientists. Academic Careers for Experimental Computer Scientists and Engineers. The National Academies Press (1994)Google Scholar
  5. 5.
    Walma, M.: Pipelined cyclic redundancy check (crc) calculation. In: Proceedings of 16th International Conference on Computer Communications and Networks, ICCCN 2007, pp. 365–370 (August 2007)Google Scholar

Copyright information

© IFIP International Federation for Information Processing 2012

Authors and Affiliations

  1. 1.Association of Legal EntitiesCESNETPragueCzech Republic

Personalised recommendations