Skip to main content
SpringerLink
Log in

Layoutrepräsentationen im 3D-Entwurf

  • Chapter
  • First Online:
Entwurf integrierter 3D-Systeme der Elektronik

Zusammenfassung

Eine Layoutrepräsentation ist die rechnerinterne Abbildung eines Layoutproblems anhand abstrakter Datenstrukturen. Dieses Kapitel gibt einen umfassenden Überblick über diese Datenstrukturen im 3D-Kontext.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 69.95
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 74.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Literatur

  1. Alpert, C.J., Mehta, D.P., Sapatnekar, S.S. (ed): Handbook of Algorithms for Physical Design Automation. CRC Press (2009)

    Google Scholar 

  2. Beasley, J.E.: ‚OR-Library: Distributing Test Problems by Electronic Mail‘. J. Oper. Res. Soc. 41(11), 1069–1072 (1990)

    Google Scholar 

  3. Berntsson, J., Tang, M.: A Slicing Structure Representation for the Multi-layer Floorplan Layout Problem. In: ‚EvoWorkshops, LNCS 3005‘, S. 188–197. Springer-Verlag (2004)

    Google Scholar 

  4. Brglez, F.: Benchmarks: Catalyst or Anathema?, Design & Test of Computers. IEEE. 10(3), 87–91 (1993)

    Google Scholar 

  5. Chan, H.H., Adya, S.N., Markov, I.L.: Are floorplan representations important in digital design? In: ‚Proceedings of the international symposium on physical design ISPD‘, ACM, 129–136 (2005)

    Google Scholar 

  6. Cheng, L., Deng, L., Wong, M.D.F.: Floorplanning for 3-D VLSI design. In: ‚Proceedings of the 2005 Conference on Asia South Pacific Design Automation‘, ACM, 405–411 (2005)

    Google Scholar 

  7. Cong, J., Wei, J., Zhang, Y.: A thermal-driven floorplanning algorithm for 3D ICs. In: ‚Computer Aided Design, 2004. IEEE/ACM International Conference on‘, 306–313 (2004)

    Google Scholar 

  8. Deng, Y., Maly, W.P.: Interconnect characteristics of 2.5-D system integration scheme. In: ‚Proceedings of the international symposium on Physical design‘, ACM, 171–175 (2001)

    Google Scholar 

  9. Dueck, G.: New Optimization Heuristics: The Great Deluge Algorithm and the Record-to-Record Travel. J. Comp. Phys. 104(1), 86–92 (1993)

    Article  MathSciNet  MATH  Google Scholar 

  10. Fischbach, R.: Layoutrepräsentationen für den Entwurf dreidimensionaler elektronischer Systeme, Dissertation, Technische Universität Dresden (2012)

    Google Scholar 

  11. Fujiyoshi, K., Kawai, H., Ishihara, K.: DTS: A Tree Based Representation for 3D-Block Packing. In: ‚Proc. IEEE International Symposium on Circuits and Systems‘, 1045–1048 (2007)

    Google Scholar 

  12. Gonzalez, T. F.: Handbook of Approximation Algorithms and Metaheuristics. CRC Taylor, Francis (2007)

    Book  MATH  Google Scholar 

  13. Heimpold, T.: Implementierung und Untersuchungen von Optimierungsverfahren für das Floorplanning beim Layoutentwurf, Studienarbeit. Technische Universität Dresden (2010)

    Google Scholar 

  14. Hertwig, H.: Datenstrukturen für das Floorplanning integrierter Schaltungen, Diplomarbeit. Technische Universität Dresden (2009)

    Google Scholar 

  15. Kirkpatrick, S., Gelatt, C.D., Vecchi, M.P.: Optimization by Simulated Annealing. Science. 220(4598), 671–680 (1983)

    Article  MathSciNet  MATH  Google Scholar 

  16. Kohira, Y., Kodama, C., Fujiyoshi, K., Takahashi, A.: Evaluation of 3D-packing representations for scheduling of dynamically reconfigurable systems. In: Proc. IEEE International Symposium on Circuits and Systems, 4487–4490 (2006)

    Google Scholar 

  17. Law, J.H., Young, E.F., Ching, R. L.: Block alignment in 3D floorplan using layered TCG. In: Proceedings of the 16th ACM Great Lakes symposium on VLSI, ACM Press, 376–380 (2006)

    Google Scholar 

  18. Liu, C.C., Ganusov, I., Burtscher, M., Tiwari, S.: Bridging the processor-memory performance gap with 3D IC technology. IEEE Design, Test of Computers. 22(6) 556–564 (2005)

    Google Scholar 

  19. Liu, J., Zhong, W., Jiao, L., Li, X.: Moving Block Sequence and Organizational Evolutionary Algorithm for General Floorplanning With Arbitrarily Shaped Rectilinear Blocks, Evolutionary Computation. IEEE Trans.12(5), 630–646 (2008)

    Google Scholar 

  20. Loh, G.H., Xie, Y., Black, B.: Processor Design in 3D Die-Stacking Technologies, Micro. IEEE. 27(3), 31–48 (2007)

    Google Scholar 

  21. MCNC Benchmark Sets. http://vlsicad.cs.binghamton.edu/benchmarks.html

    Google Scholar 

  22. Ma, Y., Hong, X., Dong, S., Cheng, C.: 3D CBL: An efficient algorithm for general 3D packing problems. In: Proc. 48th Midwest Symposium on Circuits and Systems, 1079–1082 (2005)

    Google Scholar 

  23. Martello, S., Pisinger, D., Vigo, D.: The Three-Dimensional Bin Packing Problem. Operations Res. 48(2), 256–267 (2000)

    Article  MathSciNet  MATH  Google Scholar 

  24. Ohta, H., Yamada, T., Kodama, C., Fujiyosi, K.: The O-Sequence: Representation of 3D-Floorplan Dissected by Rectangular Walls. In: Proc. of Research in Microelectronics and Electronics, 317–320 (2006)

    Google Scholar 

  25. Shiu, P.H., Ravichandran, R., Easwar, S., Lim, S.K.: Multi-layer floorplanning for reliable System-on-Package. In: Proc. International Symposium on Circuits and Systems, 69–72 (2004)

    Google Scholar 

  26. Skiena, S.S.: The Algorithm Design Manual. Springer, New York (2008)

    Book  MATH  Google Scholar 

  27. Wang, R., Young, E.F., Zhu, Y., Graham, F. C., Graham, R., Cheng, C.-K.: 3-D Floorplanning using Labeled Tree and Dual Sequences. In: Proceedings of the International Symposium on Physical Design, ACM, 54–59 (2008)

    Google Scholar 

  28. Wang, R., Young, E.F., Cheng, C.-K.: Representing topological structures for 3-D floorplanning. In: Proc. Int. Conf. Communications, Circuits and Systems, 1098–1102 (2009)

    Google Scholar 

  29. Wang, R., Young, E.F., Cheng, C.-K.: Complexity of 3-D floorplans by analysis of graph cuboidal dual hardness, ACM Trans. Des. Autom. Electron. Syst. 15, 33:1–33:22 (2010)

    Google Scholar 

  30. Yamagishi, H., Ninomiya, H., Asai, H.: Three dimensional module packing by simulated annealing. In: Evolutionary Computation, IEEE Congress on, 1069–1074 (2005)

    Google Scholar 

  31. Yamazaki, H., Sakanushi, K., Nakatake, S., Kajitani, Y.: The 3D-Packing by Meta Data Structure and Packing Heuristics, Fundamentals of Electronics, Communications and Computer. IEICE Trans. on E83-A(4), 639–645 (2000)

    Google Scholar 

  32. Yuh, P.-H., Yang, C.-L., Chang, Y.-W. Temporal floorplanning using the T-Tree formulation. In: Proc. Computer Aided Design IEEE/ACM International Conference on, 300–305 (2004)

    Google Scholar 

  33. Yuh, P.-H.; Yang, C.-L.; Chang, Y.-W.; Chen, H.-L.: Temporal floorplanning using 3D-subTCG. In: Chia-Lin Yang, (ed.) Proc. Asia and South Pacific Design Automation Conference, S. 725–730 (2004)

    Google Scholar 

  34. Yuh, P.-H., Yang, C.-L., Chang, Y.-W.: Placement of defect-tolerant digital microfluidic biochips using the T-Tree formulation. J. Emerg. Technol. Comput. Syst. 3(3), 13 (2007)

    Article  Google Scholar 

  35. Yuh, P.-H., Yang, C.-L., Chang, Y.-W.: Temporal floorplanning using the three-dimensional transitive closure subGraph. ACM Trans. Des. Autom. Electron. Syst. 12(4), 37 (2007)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Institut für Feinwerktechnik und Elektronik-Design, Technische Universität Dresden, Dresden, Deutschland

    Robert Fischbach

Authors
  1. Robert Fischbach
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Robert Fischbach .

Editor information

Editors and Affiliations

  1. TU Dresden, Dresden, 01062, Sachsen, Germany

    Jens Lienig

  2. Integrierte Schaltungen, Institutsteil Entwurfsautomatisierung, Fraunhofer -Institut fur, Zeunerstr. 38, Dresden, 01069, Germany

    Manfred Dietrich

Rights and permissions

Reprints and permissions

Copyright information

© 2012 Springer-Verlag Berlin Heidelberg

About this chapter

Cite this chapter

Fischbach, R. (2012). Layoutrepräsentationen im 3D-Entwurf. In: Lienig, J., Dietrich, M. (eds) Entwurf integrierter 3D-Systeme der Elektronik. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-30572-6_3

Download citation

Publish with us

Policies and ethics

Search

Navigation