Skip to main content

Accelerate x86 System Emulation with Protection Cache

  • Conference paper
Advances in Future Computer and Control Systems

Part of the book series: Advances in Intelligent and Soft Computing ((AINSC,volume 159))

  • 1023 Accesses

Abstract

x86 ISA has implemented a very complex protection mechanism, and to fully emulate which means a great labor for system emulators. The paper provides a technic, named protection cache, that can accelerate x86 protection mechanism emulation, by caching and reusing recently accessed descriptors and recently generated protection checking results. Evaluation demonstrates that, when protection cache is enabled, emulation performance of x86 instructions or operations related to protection checking gets a speedup of 11%~24.5%, and performance of system call, page fault handling and I/O intensive applications that frequently using aforementioned instructions or operations are all steadily improved.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Hu, W., Jian, W., Xiang, G., et al.: GODSON-3: A Scalable Multicore RISC Process with x86 Emulation. IEEE Micro 29(2), 17–29 (2009)

    Article  Google Scholar 

  2. Cao, H.: Research on Micro-Processor Oriented Dynamic Binary Translation. Philosophy Doctor Thesis (2005)

    Google Scholar 

  3. Bungale, P.P., Luk, C.-K.: PinOS: A Programmable Framework for Whole-System Dynamic Instrumentation. In: Proceedings of the 3rd International Conference on Virtual Execution Environments, pp. 137–147. ACM, New York (2006)

    Google Scholar 

  4. Yin, H., Song, D.: TEMU - Binary Code Analysis via Whole-System Layered Annotative Execution. Technical report, UC Berkeley (2010)

    Google Scholar 

  5. Stephen, A.H.: Using Complete Machine Simulation to Understand Computer System Behavior. Technical report, Stanford University (1998)

    Google Scholar 

  6. Ebcioglu, K., Altman, E., Gschwind, M.: Dynamic binary translation and optimization. IEEE Transaction on Computer 50(6), 529–548 (2001)

    Article  Google Scholar 

  7. Bellard, F.: QEMU: a Fast and Portable Dynamic Translator. In: Proceedings of the Annual Conference on USENIX Annual Technical Conference, pp. 41–46. USENIX Association, Berkeley (2005)

    Google Scholar 

  8. Manning, J., Kuoppala, M.: Threaded I/O Tester, http://sourceforge.net/projects/tiobench/

  9. Nbench, http://en.wikipedia.org/wiki/NBench

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Weiyu Dong .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2012 Springer-Verlag GmbH Berlin Heidelberg

About this paper

Cite this paper

Dong, W., Jiang, L., Zeng, Y., Guo, Y. (2012). Accelerate x86 System Emulation with Protection Cache. In: Jin, D., Lin, S. (eds) Advances in Future Computer and Control Systems. Advances in Intelligent and Soft Computing, vol 159. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-29387-0_43

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-29387-0_43

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-29386-3

  • Online ISBN: 978-3-642-29387-0

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics