Abstract
Legalization is one of the most critical steps in modern placement designs. Since several objectives like wirelength, routability, or temperature are already optimized in global placement stage, the objective of legalization is not only to align the cells overlap-free to the rows, but also to preserve the solution of global placement, i.e., the displacement of cells needs to be minimized. However, minimizing displacement only is not enough for current timing-driven SoC designs. Blind displacement minimization may increase the half-perimeter wirelength (HPWL) of nets significantly that degrades the chip performance. In this paper, we propose a fast legalization algorithm for standard cell placement with simultaneous wirelength and displacement minimization. The main contributions of our work are: (1) a fast row selection technique by using k-medoid clustering approach; (2) an exact linear wirelength model to minimize both wirelength and total displacement; (3) a constant time approach to determine the median in trial placement stage. Compared with the state-of-the-art legalization algorithms, experimental results show that our legalizer acquires much better achievement in terms of HPWL, total and maximum displacements, and running time on legalized NTUplace3 global placement results on both ISPD 2005 and 2006 placement contest benchmarks.
Chapter PDF
Similar content being viewed by others
References
Agnihorti, A., Yildiz, M.C., Khatkhate, A., Mathur, A., Ono, S., Madden, P.H.: Fractional cut: Improved recursive bisection placement. In: Proc. ICCAD, pp. 307–310 (2003)
Brenner, U., Vygen, J.: Legalizing a placement with minimum total movement. IEEE TCAD 23(12), 1597–1613 (2004)
Brenner, U., Struzyna, M.: Faster and better global placement by a new transportation algorithm. In: Proc. DAC, pp. 591–596 (2005)
Chan, T., Cong, J., Sze, K., Xie, M.: mPL6: Enhanced multilevel mixed-size placement. In: Proc. ISPD, pp. 212–214 (2006)
Chen, T.-C., Jiang, Z.-W., Hsu, T.-C., Chen, H.-C., Chang, Y.-W.: NTUplace3: A high-quality mixed-size analytical placer considering preplaced blocks and density constraints. In: Proc. ICCAD, pp. 187–192 (2006)
Doll, K., Johannes, F.M., Antreich, K.J.: Iterative placement improvement by network flow methods. IEEE TCAD 13(10), 1189–1200 (1994)
Hill, D.: Method and system for high speed detailed placement of cells within integrated circuit designs. U.S. Patent 6370673 (April 2002)
Hur, S.-W., Lillis, J.: Mongrel: Hybrid techniques for standard cell placement. In: Proc. ICCAD, pp. 165–170 (2000)
Kahng, A.B., Tucker, P., Zelikovsky, A.: Optimization of Linear Placements for Wirelength Minimization with Free Sites. In: Proc. ASP-DAC 1999, pp. 241–244 (1999)
Kahng, A.B., Markov, I.L., Reda, S.: On legalization of row-based placements. In: Proc. GLS-VLSI, pp. 214–219 (2004)
Kahng, A.B., Wang, Q.: Implementation and extensibility of an analytic placer. IEEE TCAD 24(05), 734–747 (2005)
Lucasius, C.B., Dane, A.D., Kateman, G.: On k-medoid clustering of large data sets with the aid of a genetic algorithm: background, feasibility and comparison. Analytica Chimica Acta 282(3), 647–669 (1993)
Luo, T., Ren, H., Alpert, C.J., Pan, D.Z.: Computational geometry based placement migration. In: Proc. DAC, pp. 41–47 (2007)
Pan, M., Viswanathan, N., Chu, C.: An efficient and effective detailed placement algorithm. In: Proc. ICCAD, pp. 48–55 (2005)
Ren, H., Pan, D.Z., Alpert, C.J., Villarrubia, P.: Diffusion-based placement migration. In: Proc. DAC, pp. 515–520 (2005)
Roy, J.A., Papa, D.A., Adya, S.N., Chan, H.H., Ng, A.N., Lu, J.F., Markov, I.L.: Capo: Robust and scalable open-source min-cut floorplacer. In: Proc. ISPD, pp. 224–226 (2005)
Sarrafzadeh, M., Wang, M.: NRG: Global and detailed placement. In: Proc. ICCAD, pp. 532–537 (1997)
Spindler, P., Johannes, F.M.: Fast and robust quadratic placement based on an accurate linear net model. In: Proc. ICCAD, pp. 179–186 (2006)
Spindler, P., Schlichtmann, U., Johannes, F.M.: Abacus: Fast legalization of standard cell circuits with minimal movement. In: Proc. ISPD, pp. 47–53 (2008)
Wang, T.C., Wong, D.F.: Optimal floorplan area optimization. IEEE TCAD 11, 992–1002 (1992)
Wong, D.F., Liu, C.L.: A new algorithm for floorplan design. In: Proc. DAC, pp. 101–107 (1986)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 IFIP International Federation for Information Processing
About this paper
Cite this paper
Ho, TY., Liu, SH. (2012). Fast Legalization for Standard Cell Placement with Simultaneous Wirelength and Displacement Minimization. In: Ayala, J.L., Atienza Alonso, D., Reis, R. (eds) VLSI-SoC: Forward-Looking Trends in IC and Systems Design. VLSI-SoC 2010. IFIP Advances in Information and Communication Technology, vol 373. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-28566-0_12
Download citation
DOI: https://doi.org/10.1007/978-3-642-28566-0_12
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-28565-3
Online ISBN: 978-3-642-28566-0
eBook Packages: Computer ScienceComputer Science (R0)