Skip to main content

Performance Analysis of Reconfigurable Processors Using MVA Analysis

  • Conference paper
Reconfigurable Computing: Architectures, Tools and Applications (ARC 2012)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 7199))

Included in the following conference series:

  • 1288 Accesses

Abstract

Collaboration of Reconfigurable processing elements in Grid Computing (CRGC) promises to provide both flexibility and performance to process computationally intensive tasks found in large applications. Reconfigurable computing provides much more flexibility than Application-Specific Integrated Circuits (ASICs) and much more performance than General-Purpose Processors (GPPs). GPPs, reconfigurable elements (RE) and hybrid (integration of GPPs and REs) elements are the main processing elements in the CRGC. In this paper, we propose closed queuing models for grid networks that incorporate the following processing elements: a GPP, a reconfigurable element (RE), and a hybrid element (combining a GPP with an RE). We examine two different models, one with feedback the other one without feedback. The performance metrics are the average response time and throughput. The proposed models are validated by take average response time and throughput of these models and simulation using OMNeTPP. Mean Value Analysis (MVA) is used to analytically compute the performance measures for these models. The comparison of the experimental (simulation) and analytical results suggest that the total average error for all the models with feedback and without feedback is less than 1.4% and 1.8%, respectively.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Baldwin, R.O., Davis, N.J., Midkiff, S.F., Kobza, J.E.: Queueing Network Analysis: Concepts, Terminology, and Methods. Journal of Systems and Software 66(2), 99–117 (2003)

    Article  Google Scholar 

  2. Bhaskar, V.: A Closed Queuing Network Model with Multiple Servers for Multi-threaded Architecture. Computer Communication 31, 3078–3089 (2008)

    Article  Google Scholar 

  3. Bhaskar, V., Adjallah, K.H.: A Hybrid Open Queuing Network Model Approach for Multi-threaded Dataflow Architecture. Computer Communication 31(17), 4098–4106 (2008)

    Article  Google Scholar 

  4. Harrison, P.G., Patel, N.M.: Performance Modelling of Communication Networks and Computer Architectures. Addison-Wesley Longman Publishing Co., Inc. (1992)

    Google Scholar 

  5. Hock, C., Hee, S.B.: Queueing Modelling Fundamentals with Applications in Communication Networks. John Wiley & Sons (2008)

    Google Scholar 

  6. Lotfifar, F., Shahhoseini, H.S.: Performance Modeling of Partially Reconfigurable Computing Systems. In: Proceedings of the 2008 IEEE/ACS International Conference Computer Systems and Applications, pp. 94–99 (2008)

    Google Scholar 

  7. Nadeem, M.F., Ahmadi, M., Nadeem, M., Wong, S.: Modeling and Simulation of Reconfigurable Processors in Grid Networks. In: International Conference on ReConFigurable Computing and FPGAs, ReConFig 2010, pp. 226–231 (December 2010)

    Google Scholar 

  8. Reiser, M., Lavenberg, S.S.: Mean-value analysis of closed multichain queuing networks. Journal ACM 27 (April 1980)

    Google Scholar 

  9. Smith, M., Peterson, G.D.: Parallel Application Performance on Shared High Performance Reconfigurable Computing resources. Performance Evaluation 60(1-4), 107–125 (2005)

    Article  Google Scholar 

  10. Tahir, M.A., Bouridane, A., Kurugollu, F., Amira, A.: Accelerating the Computation of GLCM and Haralick Texture Features on Reconfigurable Hardware. In: Proceedings of 5th International Conference on Image Processing, pp. 2857–2860 (2004)

    Google Scholar 

  11. Wong, S., Ahmadi, M.: Reconfigurable Architectures in Collaborative Grid Computing: An Approach. In: Proceedings of the 2nd International Conference on Networks for Grid Applications, GridNets 2008 (2008)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2012 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Zadkhosh, E., Fatahi, S., Ahmadi, M. (2012). Performance Analysis of Reconfigurable Processors Using MVA Analysis. In: Choy, O.C.S., Cheung, R.C.C., Athanas, P., Sano, K. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2012. Lecture Notes in Computer Science, vol 7199. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-28365-9_30

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-28365-9_30

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-28364-2

  • Online ISBN: 978-3-642-28365-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics