Skip to main content

Constructing Cluster of Simple FPGA Boards for Cryptologic Computations

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 7199))

Abstract

In this paper, we propose an FPGA cluster infrastructure, which can be utilized in implementing cryptanalytic attacks and accelerating cryptographic operations. The cluster can be formed using simple and inexpensive, off-the-shelf FPGA boards featuring an FPGA device, local storage, CPLD, and network connection. Forming the cluster is simple and no effort for the hardware development is needed except for the hardware design for the actual computation. Using a softcore processor on FPGA, we are able to configure FPGA devices dynamically and change their configuration on the fly from a remote computer. The softcore on FPGA can execute relatively complicated programs for mundane tasks unworthy of FPGA resources. Finally, we propose and implement a fast and efficient dynamic configuration switch technique that is shown to be useful especially in cryptanalytic applications. Our infrastructure provides a cost-effective alternative for formerly proposed cryptanalytic engines based on FPGA devices.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Öksüzoglu, E., Savas, E.: Parametric, secure and compact implementation of rsa on fpga. In: Proceedings of the 2008 International Conference on Reconfigurable Computing and FPGAs, pp. 391–396. IEEE Computer Society, Washington, DC, USA (2008)

    Chapter  Google Scholar 

  2. Le Masle, A., Luk, W., Eldredge, J., Carver, K.: Parametric Encryption Hardware Design. In: Sirisuk, P., Morgan, F., El-Ghazawi, T., Amano, H. (eds.) ARC 2010. LNCS, vol. 5992, pp. 68–79. Springer, Heidelberg (2010), doi:10.1007/978-3-642-12133-39

    Chapter  Google Scholar 

  3. Kumar, S., Paar, C., Pelzl, J., Pfeiffer, G., Schimmler, M.: Copacobana a cost-optimized special-purpose hardware for code-breaking. In: FCCM, pp. 311–312. IEEE Computer Society (2006)

    Google Scholar 

  4. Güneysu, T., Paar, C., Pelzl, J.: Special-purpose hardware for solving the elliptic curve discrete logarithm problem. TRETS 1 (2008)

    Google Scholar 

  5. Güneysu, T., Paar, C., Pfeiffer, G., Schimmler, M.: Enhancing copacobana for advanced applications in cryptography and cryptanalysis. In: FPL, pp. 675–678. IEEE (2008)

    Google Scholar 

  6. Xilinx: MicroBlaze Soft Processor Core (2011), http://www.xilinx.com/tools/microblaze.htm

  7. Xilinx: Spartan-3E Starter Kit (2011), http://www.xilinx.com/products/devkits/HW-SPAR3E-SK-US-G.htm

  8. Helion: High Performance AES (Rijndael) cores for Xilinx FPGA (2011), http://www.heliontech.com/aes.htm

  9. Pollard, J.M.: Monte carlo methods for index computation (mod p). Mathematics of Computation 32, 918–924 (1978)

    MathSciNet  MATH  Google Scholar 

  10. Oorschot, P.C.V., Wiener, M.J.: Parallel collision search with cryptanalytic applications. Journal of Cryptology 12, 1–28 (1996)

    Article  MathSciNet  MATH  Google Scholar 

  11. Bogdanov, A., Knudsen, L.R., Leander, G., Paar, C., Poschmann, A., Robshaw, M.J.B., Seurin, Y., Vikkelsoe, C.: PRESENT: An Ultra-Lightweight Block Cipher. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol. 4727, pp. 450–466. Springer, Heidelberg (2007)

    Chapter  Google Scholar 

  12. Joye, M., Tibouchi, M., Vergnaud, D.: Huff’s model for elliptic curves. Cryptology ePrint Archive, Report 2010/383 (2010), http://eprint.iacr.org/

  13. Shoup, V.: NTL: a library for doing number theory (2011), http://www.shoup.net/ntl/ (last accessed)

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2012 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Doröz, Y., Savaş, E. (2012). Constructing Cluster of Simple FPGA Boards for Cryptologic Computations. In: Choy, O.C.S., Cheung, R.C.C., Athanas, P., Sano, K. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2012. Lecture Notes in Computer Science, vol 7199. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-28365-9_27

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-28365-9_27

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-28364-2

  • Online ISBN: 978-3-642-28365-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics