Abstract
In this paper, we present a novel routing architecture for FPGAs with dual-V T LUT and switch box architectures. The use of reverse back bias (RBB) is one strategy for mitigating leakage power, a critical issue as process technologies shrink relentlessly towards sub-nano proportions. FPGAs with the ability to adjust fabric V T at configuration time offer leakage power reduction without sacrificing circuit speed. Most of the related works today investigate dual-V T optimizations at the logic cluster level; Altera’s Stratix-III/IV line of FPGAs already demonstrate the feasibility of a similar architecture. In this work, we present a further advancement to the dual-V T architecture - the switch box, and a routing architecture that demonstrates the effectiveness of this true dual-V T fabric architecture. Our switch box advancement alone yields an average of 17.44% in leakage power savings, and with the full EDA flow an average 29.65% in total power savings is observed.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Lamoureux, J., Luk, W.: An Overview of Low-Power Techniques for Field-Programmable Gate Arrays. In: NASA/ESA Conference on Adaptive Hardware and Systems, pp. 338–345 (2008)
Sakurai, T.: Perspectives on power-aware electronics. In: IEEE International Solid-State Circuits Conference, Digest of Technical Papers, ISSCC 2003, vol. 1, pp. 26–29 (2003)
Roy, K., Mukhopadhyay, S., Mahmoodi-Meimand, H.: Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proceedings of the IEEE 91, 305–327 (2003)
Usami, K., Horowitz, M.: Clustered voltage scaling technique for low-power design. In: Proceedings of the 1995 International Symposium on Low Power Design, ISLPED 1995, pp. 3–8. ACM, New York (1995)
Rahman, A., Polavarapuv, V.: Evaluation of low-leakage design techniques for Field Programmable Gate Arrays. In: Proceedings of the 2004 ACM/SIGDA 12th International Symposium on Field Programmable Gate Arrays, FPGA 2004, pp. 23–30. ACM, New York (2004)
Lewis, D., Ahmed, E., Cashman, D., Vanderhoek, T., Lane, C., Lee, A., Pan, P.: Architectural enhancements in Stratix-III and Stratix-IV. In: Proceeding of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2009, pp. 33–42. ACM, New York (2009)
Chen, D., Cong, J., Dong, C., He, L., Li, F., Peng, C.-C.: Technology Mapping and Clustering for FPGA Architectures With Dual Supply Voltages. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 29, 1709–1722 (2010)
Kawanami, T., Hioki, M., Nagase, H., Tsutsumi, T., Nakagawa, T., Sekigawa, T., Koike, H.: Preliminary Evaluation of Flex Power FPGA: A Power Reconfigurable Architecture with Fine Granularity. IEICE Transactions on Information and Systems, 2004–2010 (2004)
Mondal, S., Memik, S.: A Low Power FPGA Routing Architecture. In: IEEE International Symposium on Circuits and Systems, ISCAS 2005, vol. 2, pp. 1222–1225 (May 2005)
Anderson, J.H., Najm, F.N.: A novel low-power FPGA routing switch. In: IEEE Custom Integrated Circuits Conference, pp. 719–722 (2004)
Lewis, D., Betz, V., Jefferson, D., Lee, A., Lane, C., Leventis, P., Marquardt, S., McClintock, C., Pedersen, B., Powell, G., Reddy, S., Wysocki, C., Cliff, R., Rose, J.: The Stratix routing and logic architecture. In: Proceedings of the 2003 ACM/SIGDA Eleventh International Symposium on Field Programmable Gate Arrays, FPGA 2003, pp. 12–20. ACM, New York (2003)
Lemieux, G., Lee, E., Tom, M., Yu, A.: Directional and single-driver wires in FPGA interconnect. In: Proceedings of IEEE International Conference on Field-Programmable Technology, 2004, pp. 41–48 (December 2004)
Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Norwell (1999)
Jamieson, P., Luk, W., Wilton, S., Constantinides, G.: An energy and power consumption analysis of FPGA routing architectures. In: International Conference on Field-Programmable Technology, FPT 2009, pp. 324–327 (December 2009)
Poon, K.K.W., Wilton, S.J.E., Yan, A.: A Detailed Power Model for Field-Programmable Gate Arrays. ACM Trans. Des. Autom. Electron. Syst. 10, 279–302 (2005)
Jamieson, P., Kent, K.B., Gharibian, F., Shannon, L.: Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research. In: Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 149–156 (2010)
Mishchenko, A., et al.: ABC: A System for Sequential Synthesis and Verification (2009), http://www.eecs.berkeley.edu/alanmi/abc
Mishchenko, A., Chatterjee, S., Brayton, R.K.: Improvements to Technology Mapping for LUT-Based FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 26(2), 240–253 (2007)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Loke, W.T., Ha, Y. (2012). A Routing Architecture for FPGAs with Dual-VT Switch Box and Logic Clusters. In: Choy, O.C.S., Cheung, R.C.C., Athanas, P., Sano, K. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2012. Lecture Notes in Computer Science, vol 7199. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-28365-9_15
Download citation
DOI: https://doi.org/10.1007/978-3-642-28365-9_15
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-28364-2
Online ISBN: 978-3-642-28365-9
eBook Packages: Computer ScienceComputer Science (R0)