Skip to main content

Design and Implementation of Efficient Viterbi Decoders

  • Conference paper
  • 1381 Accesses

Abstract

Viterbi decoders are used for forward error correction, but the algorithm demands more hardware, memory and computational time, hence researchers have come up with other alternatives like fangled viterbi decoder, modified fangled viterbi decoder, but these methods lack error correction capabilities. In this work an innovative method is used to improve error correction capabilities. The results shows it can correct two bit error with less computational time and hardware requirement.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Viterbi, A.J.: Error bounds for convolutional codes and an asymptotically optimum decoding algorithm. IEEE Trans. Inform. Theory IT-13, 260–269 (1967)

    Article  MATH  Google Scholar 

  2. Hema, S., Suresh Babu, V., Ramesh, P.: FPGA Implementation of Viterbi Decoder. In: Proceedings of the 6th WSEAS Int. Conf. on Electronics, Hardware, Wireless and Optical Communications, Corfu Island, Greece, February 16-19 (2007)

    Google Scholar 

  3. Shivasubramaniam, R., Varadhan, A.: An efficient implementation of IS-95A CDMA Transreceiver through FPGA. DSP Journal 6(1) (September 2006)

    Google Scholar 

  4. Ur Rahman, S.U., Kulkarni, S., Sujatha, C.M.: An alternative scheme for Viterbi decoding of convolutional codes. In: NLPPES 2010, Bangalore (2010)

    Google Scholar 

  5. Kulkarni, S.: Implementation of convolution- nal Viterbi decoder on FPGA and measuring its performance. MTech thesis in R.V.C.E., Bangalore (2009-2010)

    Google Scholar 

  6. Ur Rahman, S.U.: Implementation of fangled Viterbi decoder on FPGA and measuring its performance. MTech thesis in R.V.C.E., Bangalore (2009-2010)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2012 ICST Institute for Computer Science, Social Informatics and Telecommunications Engineering

About this paper

Cite this paper

Arunlal, K.S., Hariprasad, S.A. (2012). Design and Implementation of Efficient Viterbi Decoders. In: Meghanathan, N., Chaki, N., Nagamalai, D. (eds) Advances in Computer Science and Information Technology. Computer Science and Engineering. CCSIT 2012. Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, vol 85. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-27308-7_28

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-27308-7_28

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-27307-0

  • Online ISBN: 978-3-642-27308-7

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics